Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2018-03-13 | clk: meson: split divider and gate part of mpll | Jerome Brunet | 1 | -44/+0 |
2018-03-13 | clk: meson: migrate mplls clocks to clk_regmap | Jerome Brunet | 1 | -65/+37 |
2018-02-12 | clk: meson: add axg misc bit to the mpll driver | Jerome Brunet | 1 | -0/+7 |
2017-12-24 | clk: meson: mpll: use 64-bit maths in params_from_rate | Martin Blumenstingl | 1 | -1/+1 |
2017-08-01 | clk: meson: mpll: fix mpll0 fractional part ignored | Jerome Brunet | 1 | -0/+7 |
2017-04-07 | clk: meson: mpll: use 64bit math in rate_from_params | Martin Blumenstingl | 1 | -1/+1 |
2017-04-07 | clk: meson: mpll: fix division by zero in rate_from_params | Martin Blumenstingl | 1 | -11/+15 |
2017-03-27 | clk: meson: mpll: correct N2 maximum value | Jerome Brunet | 1 | -1/+1 |
2017-03-27 | clk: meson: mpll: add rw operation | Jerome Brunet | 1 | -5/+147 |
2016-06-23 | clk: meson: add mpll support | Michael Turquette | 1 | -0/+94 |