summaryrefslogtreecommitdiff
path: root/drivers/clk/at91/clk-usb.c
AgeCommit message (Expand)AuthorFilesLines
2020-02-13clk: at91: usb: introduce num_parents in driver's structureClaudiu Beznea1-1/+3
2020-02-13clk: at91: usb: use proper usbs_maskClaudiu Beznea1-1/+1
2020-02-13clk: at91: usb: continue if clk_hw_round_rate() return zeroClaudiu Beznea1-0/+3
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-6/+1
2019-04-25clk: at91: usb: Add sam9x60 supportAlexandre Belloni1-6/+27
2018-10-17clk: at91: move DT compatibility code to its own fileAlexandre Belloni1-88/+0
2018-10-17clk: at91: allow clock registration from C codeAlexandre Belloni1-3/+3
2016-09-15clk: at91: Migrate to clk_hw based registration and OF APIsStephen Boyd1-29/+40
2016-03-23Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-2/+2
2016-02-27clk: at91: Remove impossible checks for of_clk_get_parent_count()Stephen Boyd1-2/+2
2016-02-17clk: at91: remove useless includesAlexandre Belloni1-2/+0
2016-02-17clk: at91: make use of syscon/regmap internallyBoris Brezillon1-53/+68
2015-08-25clk: at91: Convert to clk_hw based provider APIsStephen Boyd1-6/+6
2015-08-25clk: Replace __clk_get_num_parents with clk_hw_get_num_parents()Stephen Boyd1-1/+1
2015-07-28clk: at91: make use of of_clk_parent_fill helper functionDinh Nguyen1-6/+1
2015-07-28clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon1-14/+14
2015-06-04clk: at91: Use of_clk_get_parent_count() instead of open codingGeert Uytterhoeven1-1/+1
2015-04-13clk: at91: usb: propagate rate modification to the parent clkBoris Brezillon1-15/+49
2014-11-17clk: at91: usb: fix at91sam9x5 recalc, round and set rateBoris Brezillon1-14/+15
2014-11-17clk: at91: usb: fix at91rm9200 round and set rateBoris Brezillon1-3/+3
2014-09-03clk: at91: fix div by zero in USB clock driverBoris BREZILLON1-2/+5
2014-09-03clk: at91: rework rm9200 USB clock to propagate set_rate to the parent clkBoris BREZILLON1-3/+10
2013-12-02clk: at91: add PMC usb clockBoris BREZILLON1-0/+398