summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2016-04-27x86/iopl/64: Properly context-switch IOPL on Xen PVAndy Lutomirski3-1/+15
2016-04-27x86/process: Add proper bound checks in 64bit get_wchan()Thomas Gleixner1-10/+42
2016-04-27x86/xen: Do not clip xen_e820_map to xen_e820_map_entries when sanitizing mapMalcolm Crossley1-1/+1
2016-04-27m68k: Define asmlinkage_protectAndreas Schwab1-0/+30
2016-04-27KVM: x86: trap AMD MSRs for the TSeg base and maskPaolo Bonzini2-0/+3
2016-04-27powerpc/rtas: Validate rtas.entry before calling enter_rtas()Vasant Hegde1-0/+3
2016-04-27MIPS: dma-default: Fix 32-bit fall back to GFP_DMAJames Hogan1-1/+1
2016-04-27x86/platform: Fix Geode LX timekeeping in the generic x86 buildDavid Woodhouse1-7/+10
2016-04-27ARM: fix Thumb2 signal handling when ARMv6 is enabledRussell King1-5/+10
2016-04-27ARM: 7880/1: Clear the IT state independent of the Thumb-2 modeT.J. Purtell1-4/+10
2016-04-27powerpc/MSI: Fix race condition in tearing down MSI interruptsPaul Mackerras5-9/+15
2016-04-27ARM: 8429/1: disable GCC SRA optimizationArd Biesheuvel1-0/+8
2016-04-27crypto: ghash-clmulni: specify context size for ghash async algorithmAndrey Ryabinin1-0/+1
2016-04-27powerpc/rtas: Introduce rtas_get_sensor_fast() for IRQ handlersThomas Huth3-1/+20
2016-03-21KVM: x86: move steal time initialization to vcpu entry timeMarcelo Tosatti1-7/+2
2016-03-21x86/LDT: Print the real LDT base addressJan Beulich1-1/+1
2016-03-21KVM: svm: unconditionally intercept #DBPaolo Bonzini1-11/+3
2016-03-21KVM: x86: work around infinite loop in microcode when #AC is deliveredEric Northup4-1/+14
2016-03-21x86/ldt: Correct FPU emulation access to LDTJuergen Gross3-7/+20
2016-03-21x86/ldt: Correct LDT access in single stepping logicJuergen Gross1-2/+2
2016-03-21MIPS: Make set_pte() SMP safe.David Daney1-0/+31
2016-03-21MIPS: Fix sched_getaffinity with MT FPAFF enabledFelix Fietkau1-2/+3
2016-03-21x86/ldt: Make modify_ldt synchronousAndy Lutomirski8-146/+205
2016-03-21x86/xen: Probe target addresses in set_aliased_prot() before the hypercallAndy Lutomirski1-0/+40
2016-03-21tile: use free_bootmem_late() for initrdChris Metcalf1-1/+1
2016-03-21s390/process: fix sfpc inline assemblyHeiko Carstens1-1/+1
2016-03-21s390/sclp: clear upper register halves in _sclp_print_earlyMartin Schwidefsky1-0/+4
2015-10-22ARM: Fix incorrect backport of 0b59d8806a31Zefan Li1-1/+1
2015-10-22crypto: s390/ghash: Fix incorrect backport of a1cae34e23b1Zefan Li1-1/+1
2015-10-22KVM: x86: properly restore LVT0Radim Krčmář1-0/+1
2015-10-22KVM: x86: make vapics_in_nmi_mode atomicRadim Krčmář3-4/+4
2015-10-22x86/PCI: Use host bridge _CRS info on Foxconn K8M890-8237ABjorn Helgaas1-0/+11
2015-09-18x86, kvm: fix kvm's usage of kernel_fpu_begin/end()Suresh Siddha4-15/+40
2015-09-18x86, kvm: use kernel_fpu_begin/end() in kvm_load/put_guest_fpu()Suresh Siddha1-1/+2
2015-09-18MIPS: Fix enabling of DEBUG_STACKOVERFLOWJames Hogan1-1/+1
2015-09-18x86: bpf_jit: fix compilation of large bpf programsAlexei Starovoitov1-1/+6
2015-09-18x86/mce: Fix MCE severity messagesBorislav Petkov1-1/+4
2015-09-18ARM: dts: imx27: only map 4 Kbyte for fec registersPhilippe Reynes1-1/+1
2015-09-18crypto: s390/ghash - Fix incorrect ghash icv buffer handling.Harald Freudenberger1-13/+13
2015-09-18powerpc: Align TOC to 256 bytesAnton Blanchard1-0/+1
2015-09-18KVM: MMU: fix CR4.SMEP=1, CR0.WP=0 with shadow pagesPaolo Bonzini1-1/+1
2015-09-18ARM: net: delegate filter to kernel interpreter when imm_offset() return valu...Nicolas Schichan1-1/+26
2015-09-18ARM: pxa: lubbock: use new pxa_cplds driverRobert Jarzmik2-82/+33
2015-09-18ARM: pxa: mainstone: use new pxa_cplds driverRobert Jarzmik2-90/+31
2015-09-18ARM: pxa: pxa_cplds: add lubbock and mainstone IORobert Jarzmik3-0/+210
2015-09-18powerpc/pseries: Correct cpu affinity for dlpar added cpusNathan Fontenot1-7/+6
2015-09-18powerpc/perf: Cap 64bit userspace backtraces to PERF_MAX_STACK_DEPTHAnton Blanchard1-1/+1
2015-09-18s390/hibernate: fix save and restore of kernel text sectionHeiko Carstens1-0/+6
2015-09-18powerpc: Fix missing L2 cache size in /sys/devices/system/cpuDave Olson1-9/+32
2015-09-18MIPS: Hibernate: flush TLB entries earlierHuacai Chen1-1/+2
generated by cgit v1.2.3 (git 2.39.0) at 2026-05-12 03:21:50 +0300