summaryrefslogtreecommitdiff
path: root/arch/xtensa
AgeCommit message (Expand)AuthorFilesLines
2022-07-02xtensa: Fix refcount leak bug in time.cLiang He1-0/+1
2022-07-02xtensa: xtfpga: Fix refcount leak bug in setupLiang He1-0/+1
2022-06-25xtensa: use fallback for random_get_entropy() instead of zeroJason A. Donenfeld1-4/+2
2022-06-14ptrace/xtensa: Replace PT_SINGLESTEP with TIF_SINGLESTEPEric W. Biederman2-4/+4
2022-04-20xtensa: fix DTC warning unit_address_formatMax Filippov3-10/+10
2021-10-27xtensa: xtfpga: Try software restart before simulating CPU resetGuenter Roeck1-2/+6
2021-10-27xtensa: xtfpga: use CONFIG_USE_OF instead of CONFIG_OFMax Filippov1-2/+2
2021-10-17xtensa: call irqchip_init only when CONFIG_USE_OF is selectedMax Filippov1-1/+1
2021-09-22xtensa: ISS: don't panic in rs_initJiri Slaby1-3/+14
2021-09-22xtensa: fix kconfig unmet dependency warning for HAVE_FUTEX_CMPXCHGRandy Dunlap1-1/+1
2020-11-24xtensa: disable preemption around cache alias management callsMax Filippov1-0/+14
2020-09-12block: Move SECTOR_SIZE and SECTOR_SHIFT definitions into <linux/blkdev.h>Bart Van Assche1-1/+0
2020-08-21xtensa: fix xtensa_pmu_setup prototypeMax Filippov1-1/+1
2020-07-31xtensa: update *pos in cpuinfo_op.nextMax Filippov1-1/+2
2020-07-31xtensa: fix __sync_fetch_and_{and,or}_4 declarationsMax Filippov1-2/+2
2019-12-21xtensa: fix TLB sanity checkerMax Filippov1-2/+2
2019-10-29xtensa: drop EXPORT_SYMBOL for outs*/ins*Max Filippov1-7/+0
2019-08-25xtensa: add missing isync to the cpu_reset TLB codeMax Filippov1-0/+1
2019-04-17xtensa: fix return_addressMax Filippov1-1/+5
2019-03-14xtensa: SMP: limit number of possible CPUs by NR_CPUSMax Filippov1-0/+5
2019-03-14xtensa: SMP: mark each possible CPU as presentMax Filippov1-1/+1
2019-03-14xtensa: smp_lx200_defconfig: fix vectors clashMax Filippov1-0/+1
2019-03-14xtensa: SMP: fix secondary CPU initializationMax Filippov2-14/+25
2019-03-14xtensa: SMP: fix ccount_timer_shutdownMax Filippov1-1/+1
2018-12-05xtensa: fix coprocessor context offset definitionsMax Filippov1-8/+8
2018-12-05xtensa: enable coprocessors that are being flushedMax Filippov1-1/+4
2018-11-21xtensa: fix boot parameters address translationMax Filippov1-2/+5
2018-11-21xtensa: make sure bFLT stack is 16 byte alignedMax Filippov1-1/+5
2018-11-21xtensa: add NOTES section to the linker scriptMax Filippov2-1/+2
2018-09-09xtensa: increase ranges in ___invalidate_{i,d}cache_allMax Filippov1-2/+2
2018-09-09xtensa: limit offsets in __loop_cache_{all,page}Max Filippov1-25/+40
2018-07-03signal/xtensa: Consistenly use SIGBUS in do_unaligned_userEric W. Biederman1-1/+1
2018-05-19futex: Remove duplicated code and fix undefined behaviourJiri Slaby1-22/+5
2018-02-28xtensa: fix high memory/reserved memory collisionMax Filippov1-7/+63
2018-02-17xtensa: fix futex_atomic_cmpxchg_inatomicMax Filippov1-13/+10
2017-08-16xtensa: don't limit csum_partial export by CONFIG_NETMax Filippov1-2/+0
2017-08-16xtensa: mm/cache: add missing EXPORT_SYMBOLsMax Filippov1-1/+5
2017-08-16xtensa: fix cache aliasing handling code for WT cacheMax Filippov1-7/+3
2017-06-24mm: larger stack guard gap, between vmasHugh Dickins1-1/+1
2017-06-17xtensa: don't use linux IRQ #0Max Filippov4-13/+11
2017-04-12xtensa: make __pa work with uncached KSEG addressesMax Filippov1-0/+13
2017-03-15xtensa: move parse_tag_fdt out of #ifdef CONFIG_BLK_DEV_INITRDMax Filippov1-2/+2
2017-02-09xtensa: fix noMMU build on cores with MMUMax Filippov1-1/+1
2016-11-14xtensa: wire up new pkey_{mprotect,alloc,free} syscallsMax Filippov1-1/+8
2016-11-07xtensa: clean up printk usage for boot/crash loggingMax Filippov2-59/+29
2016-10-12Merge branch 'work.uaccess2' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds4-155/+162
2016-10-10Merge branch 'mm-pkeys-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-0/+5
2016-10-08nmi_backtrace: generate one-line reports for idle cpusChris Metcalf1-0/+3
2016-10-06Merge tag 'xtensa-20161005' of git://github.com/jcmvbkbc/linux-xtensaLinus Torvalds41-1899/+1659
2016-09-29xtensa: disable MMU initialization option on MMUv2 coresMax Filippov1-0/+1