summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm
AgeCommit message (Expand)AuthorFilesLines
2019-01-17x86,kvm: move qemu/guest FPU switching out to vcpu_runRik van Riel1-0/+13
2019-01-13x86/mm: Fix guard hole handlingKirill A. Shutemov1-0/+5
2019-01-09KVM: x86: Use jmp to invoke kvm_spurious_fault() from .fixupSean Christopherson1-1/+1
2018-12-29kvm: x86: Add AMD's EX_CFG to the list of ignored MSRsEduardo Habkost1-0/+1
2018-12-21locking/qspinlock, x86: Provide liveness guaranteePeter Zijlstra1-0/+21
2018-12-21locking/qspinlock/x86: Increase _Q_PENDING_LOOPS upper boundWill Deacon1-0/+2
2018-12-21locking/qspinlock: Merge 'struct __qspinlock' into 'struct qspinlock'Will Deacon2-3/+2
2018-12-05x86/speculation: Add seccomp Spectre v2 user space protection modeThomas Gleixner1-0/+1
2018-12-05x86/speculation: Add prctl() control for indirect branch speculationThomas Gleixner1-0/+1
2018-12-05x86/speculation: Prevent stale SPEC_CTRL msr contentThomas Gleixner2-6/+4
2018-12-05x86/speculation: Prepare for conditional IBPB in switch_mm()Thomas Gleixner2-2/+8
2018-12-05x86/speculation: Avoid __switch_to_xtra() callsThomas Gleixner1-2/+11
2018-12-05x86/process: Consolidate and simplify switch_to_xtra() codeThomas Gleixner1-3/+0
2018-12-05x86/speculation: Prepare for per task indirect branch speculation controlTim Chen3-3/+19
2018-12-05x86/speculation: Add command line control for indirect branch speculationThomas Gleixner1-0/+10
2018-12-05x86/speculation: Rename SSBD update functionsThomas Gleixner1-3/+3
2018-12-05x86/speculation: Update the TIF_SSBD commentTim Chen1-1/+1
2018-12-05x86/retpoline: Remove minimal retpoline supportZhenzhong Duan1-3/+0
2018-12-05x86/retpoline: Make CONFIG_RETPOLINE depend on compiler supportZhenzhong Duan1-4/+6
2018-12-05x86/speculation: Add RETPOLINE_AMD support to the inline asm CALL_NOSPEC variantZhenzhong Duan1-4/+13
2018-12-05x86/bugs: Add AMD's SPEC_CTRL MSR usageKonrad Rzeszutek Wilk1-0/+1
2018-12-05x86/bugs: Add AMD's variant of SSB_NOKonrad Rzeszutek Wilk1-0/+1
2018-11-27x86/mm: Move LDT remap out of KASLR region on 5-level pagingKirill A. Shutemov2-9/+10
2018-11-13KVM: nVMX: Clear reserved bits of #DB exit qualificationJim Mattson1-0/+1
2018-11-13x86/speculation: Support Enhanced IBRS on future CPUsSai Praneeth2-0/+2
2018-11-13x86/mm/pat: Disable preemption around __flush_tlb_all()Sebastian Andrzej Siewior1-0/+6
2018-11-10x86/fpu: Fix i486 + no387 boot crash by only saving FPU registers on context ...Sebastian Andrzej Siewior1-1/+1
2018-11-10x86/percpu: Fix this_cpu_read()Peter Zijlstra1-4/+4
2018-11-04perf/x86/amd/uncore: Set ThreadMask and SliceMask for L3 Cache perf eventsNatarajan, Janakarajan1-0/+8
2018-10-18mm: Preserve _PAGE_DEVMAP across mprotect() callsJan Kara1-1/+1
2018-10-04x86/mm: Expand static page table for fixmap spaceFeng Tang2-1/+12
2018-09-15x86/pae: use 64 bit atomic xchg function in native_ptep_get_and_clearJuergen Gross1-4/+3
2018-09-15x86/mce: Add notifier_block forward declarationArnd Bergmann1-0/+1
2018-09-05x86/speculation/l1tf: Increase l1tf memory limit for Nehalem+Andi Kleen1-1/+3
2018-09-05x86/irqflags: Mark native_restore_fl extern inlineNick Desaulniers1-1/+2
2018-09-05x86/nmi: Fix NMI uaccess race against CR3 switchingAndy Lutomirski1-0/+40
2018-09-05x86/vdso: Fix lsl operand orderSamuel Neves1-1/+1
2018-09-05x86/speculation/l1tf: Fix off-by-one error when warning that system has too m...Vlastimil Babka1-1/+1
2018-09-05x86/speculation/l1tf: Fix overflow in l1tf_pfn_limit() on 32bitVlastimil Babka1-2/+2
2018-08-18x86/speculation/l1tf: Exempt zeroed PTEs from inversionSean Christopherson1-1/+10
2018-08-17x86: i8259: Add missing include fileGuenter Roeck1-0/+1
2018-08-15x86/CPU/AMD: Have smp_num_siblings and cpu_llc_id always be presentBorislav Petkov1-1/+0
2018-08-15x86/speculation/l1tf: Make pmd/pud_mknotpresent() invertAndi Kleen1-10/+12
2018-08-15x86/speculation/l1tf: Invert all not present mappingsAndi Kleen1-1/+1
2018-08-15KVM: VMX: Tell the nested hypervisor to skip L1D flush on vmentryPaolo Bonzini1-0/+1
2018-08-15x86/speculation: Use ARCH_CAPABILITIES to skip L1D flush on vmentryPaolo Bonzini2-0/+2
2018-08-15KVM: X86: Allow userspace to define the microcode versionWanpeng Li1-0/+1
2018-08-15KVM: x86: Add a framework for supporting MSR-based featuresTom Lendacky1-0/+2
2018-08-15x86/irq: Let interrupt handlers set kvm_cpu_l1tf_flush_l1dNicolai Stange1-0/+3
2018-08-15x86: Don't include linux/irq.h from asm/hardirq.hNicolai Stange3-2/+2
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-18 13:55:27 +0300