summaryrefslogtreecommitdiff
path: root/arch/x86/events
AgeCommit message (Expand)AuthorFilesLines
2026-02-06perf/x86/intel: Do not enable BTS for guestsFernand Sieber1-2/+11
2026-01-11perf/x86/amd: Check event before enable to avoid GPFGeorge Kennedy1-1/+6
2026-01-11perf/x86/intel: Correct large PEBS flag checkDapeng Mi1-1/+3
2025-12-07Revert "perf/x86: Always store regs->ip in perf_callchain_kernel()"Jiri Olsa1-5/+5
2025-08-28perf/x86/intel: Fix crash in icl_update_topdown_event()Kan Liang1-1/+1
2025-06-04perf/amd/ibs: Fix perf_ibs_op.cnt_mask for CurCntRavi Bangoria1-1/+2
2025-05-09perf/x86/intel: KVM: Mask PEBS_ENABLE loaded for guest with vCPU's value.Sean Christopherson1-1/+1
2025-05-02perf/x86: Fix non-sampling (counting) events on certain x86 platformsLuo Gengkun1-1/+1
2025-04-25perf/x86/intel/uncore: Fix the scale of IIO free running counters on SPRKan Liang1-57/+1
2025-04-25perf/x86/intel/uncore: Fix the scale of IIO free running counters on ICXKan Liang1-32/+1
2025-04-25perf/x86/intel/uncore: Fix the scale of IIO free running counters on SNRKan Liang1-8/+8
2025-04-25perf/x86/intel: Allow to update user space GPRs from PEBS recordsDapeng Mi1-3/+5
2025-04-10perf/x86/intel: Avoid disable PMU if !cpuc->enabled in sample readKan Liang3-29/+25
2025-04-10perf/x86/intel: Apply static call for drain_pebsPeter Zijlstra (Intel)3-2/+3
2025-03-28perf/x86/intel: Use better start period for frequency modeKan Liang1-0/+85
2025-03-07perf/x86: Fix low freqency setting issueKan Liang1-1/+1
2025-02-21perf/x86/intel: Ensure LBRs are disabled when a CPU is startingSean Christopherson1-1/+4
2024-12-14perf/x86/amd: Warn only on new bits setBreno Leitao1-2/+8
2024-12-14perf/x86/intel/pt: Fix buffer full but size is 0 caseAdrian Hunter2-3/+10
2024-12-14perf/x86/intel: Hide Topdown metrics events if the feature is not enumeratedKan Liang1-1/+33
2024-10-17perf,x86: avoid missing caller address in stack traces captured in uprobeAndrii Nakryiko1-0/+63
2024-10-17perf/x86/intel/pt: Fix sampling synchronizationAdrian Hunter1-8/+7
2024-09-12perf/x86/intel: Limit the period on HaswellKan Liang1-2/+21
2024-08-03perf/x86/intel/pt: Fix a topa_entry base address calculationAdrian Hunter1-1/+1
2024-08-03perf/x86/intel/pt: Fix topa_entry base lengthMarco Cavenati1-2/+2
2024-08-03perf/x86/intel/uncore: Fix the bits of the CHA extended umask for SPRKan Liang1-2/+4
2024-08-03perf/x86/intel/cstate: Fix Alderlake/Raptorlake/MeteorlakeZhang Rui1-5/+2
2024-08-03perf/x86/intel/pt: Fix pt_topa_entry_for_page() address calculationAdrian Hunter1-1/+1
2024-08-03perf/x86: Serialize set_attr_rdpmc()Thomas Gleixner1-0/+3
2024-04-17perf/x86: Fix out of range dataNamhyung Kim1-0/+1
2024-04-13perf/x86/amd/lbr: Discard erroneous branch entriesSandipan Das1-2/+4
2024-04-10perf/x86/amd/lbr: Use freeze based on availabilitySandipan Das2-8/+12
2024-03-27perf/x86/amd/core: Avoid register reset when CPU is deadSandipan Das1-1/+0
2024-01-10KVM: x86/pmu: fix masking logic for MSR_CORE_PERF_GLOBAL_CTRLPaolo Bonzini1-1/+6
2023-12-20perf/x86/uncore: Don't WARN_ON_ONCE() for a broken discovery tableKan Liang1-3/+15
2023-10-20perf/x86/lbr: Filter vsyscall addressesJP Kobryn1-2/+3
2023-10-10perf/x86/amd: Do not WARN() on every IRQBreno Leitao1-1/+9
2023-10-10perf/x86/amd/core: Fix overflow reset on hotplugSandipan Das1-6/+8
2023-09-13perf/x86/uncore: Correct the number of CHAs on EMRKan Liang1-1/+11
2023-07-23perf/x86: Fix lockdep warning in for_each_sibling_event() on SPRNamhyung Kim1-0/+7
2023-07-19perf/ibs: Fix interface via core pmu eventsRavi Bangoria2-28/+27
2023-05-30perf/x86/uncore: Correct the number of CHAs on SPRKan Liang1-0/+11
2023-05-17perf/x86/core: Zero @lbr instead of returning -1 in x86_perf_get_lbr() stubSean Christopherson1-5/+1
2023-03-30perf/x86/amd/core: Always clear status for idxBreno Leitao1-2/+1
2023-03-10perf/x86/intel/uncore: Add Meteor Lake supportKan Liang3-0/+169
2023-03-10x86/perf/zhaoxin: Add stepping check for ZXCsilviazhao1-1/+7
2023-03-10perf/x86/intel/ds: Fix the conversion from TSC to perf timeKan Liang1-9/+26
2023-02-22perf/x86: Refuse to export capabilities for hybrid PMUsSean Christopherson1-5/+7
2023-02-09perf/x86/intel/cstate: Add Emerald RapidsKan Liang1-0/+1
2023-02-09perf/x86/intel: Add Emerald RapidsKan Liang1-0/+1
generated by cgit v1.2.3 (git 2.39.0) at 2026-04-20 15:20:45 +0300