summaryrefslogtreecommitdiff
path: root/arch/x86/events/intel
AgeCommit message (Expand)AuthorFilesLines
2025-03-25Merge tag 'x86-core-2025-03-22' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds3-40/+28
2025-03-19perf/x86/intel, x86/cpu: Replace Pentium 4 model checks with VFM onesSohil Mehta1-3/+4
2025-03-19perf/x86/intel, x86/cpu: Simplify Intel PMU initializationSohil Mehta2-27/+13
2025-03-17perf/x86: Remove swap_task_ctx()Kan Liang2-30/+0
2025-03-17perf/x86/lbr: Fix shorter LBRs call stacks for the system-wide modeKan Liang1-8/+39
2025-03-17perf: Supply task information to sched_task()Kan Liang2-3/+4
2025-03-07perf/x86/intel/bts: Check if bts_ctx is allocated when calling BTS functionsLi RongQing1-5/+20
2025-03-05perf/x86: Annotate struct bts_buffer::buf with __counted_by()Thorsten Blum1-1/+1
2025-03-04Merge branch 'x86/urgent' into x86/cpu, to pick up dependent commitsIngo Molnar2-14/+93
2025-03-01Merge branch 'perf/urgent' into perf/core, to pick up dependent patches and f...Ingo Molnar2-14/+93
2025-02-27perf/x86/intel: Use cache cpu-type for hybrid PMU selectionPawan Gupta1-9/+10
2025-02-27Merge branch 'x86/mm' into x86/cpu, to avoid conflictsIngo Molnar2-20/+23
2025-02-26perf: Remove unnecessary parameter of security checkLuo Gengkun3-3/+3
2025-02-25perf/x86/intel: Use better start period for frequency modeKan Liang1-0/+85
2025-02-22perf/x86/intel/bts: Allocate bts_ctx only if necessaryLi RongQing1-9/+13
2025-02-21Merge branch 'perf/urgent' into perf/core, to pick up fixes before merging ne...Ingo Molnar2-20/+23
2025-02-20perf/x86/intel: Fix event constraints for LNCKan Liang2-14/+8
2025-02-18perf/x86: Switch to use hrtimer_setup()Nam Cao1-2/+1
2025-02-08perf/x86/intel: Ensure LBRs are disabled when a CPU is startingSean Christopherson1-1/+4
2025-02-08perf/x86/intel: Fix ARCH_PERFMON_NUM_COUNTER_LEAFKan Liang1-8/+10
2025-02-08perf/x86/intel: Clean up PEBS-via-PT on hybridKan Liang2-11/+9
2025-02-05perf/x86/intel: Support PEBS counters snapshottingKan Liang2-24/+242
2025-02-05perf/x86/intel: Avoid disable PMU if !cpuc->enabled in sample readKan Liang2-28/+24
2025-02-05perf/x86/intel: Apply static call for drain_pebsPeter Zijlstra (Intel)2-2/+2
2025-02-04x86/cpu: Fix #define name for Intel CPU model 0x5ATony Luck1-1/+1
2025-01-21Merge tag 'perf-core-2025-01-20' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds6-114/+175
2025-01-21Merge tag 'x86_cpu_for_v6.14_rc1' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds3-41/+29
2025-01-10perf/x86/intel/uncore: Support more units on Granite RapidsKan Liang1-16/+32
2025-01-10perf/x86/intel/uncore: Clean up func_idKan Liang3-15/+8
2024-12-20perf/x86/intel: Support RDPMC metrics clear modeKan Liang1-1/+19
2024-12-20perf/x86/intel: Fix bitmask of OCR and FRONTEND events for LNCKan Liang1-1/+11
2024-12-18x86/cpu: Make all all CPUID leaf names consistentDave Hansen1-2/+2
2024-12-18x86/cpu: Move TSC CPUID leaf definitionDave Hansen2-3/+1
2024-12-18x86/cpu: Replace PEBS use of 'x86_cpu_desc' use with 'x86_cpu_id'Dave Hansen1-36/+26
2024-12-17perf/x86/intel/ds: Add PEBS format 6Kan Liang1-0/+1
2024-12-17perf/x86/intel/uncore: Add Clearwater Forest supportKan Liang1-0/+1
2024-12-02perf/x86/intel/ds: Simplify the PEBS records processing for adaptive PEBSKan Liang1-14/+29
2024-12-02perf/x86/intel/ds: Factor out functions for PEBS records processingKan Liang1-42/+67
2024-12-02perf/x86/intel/ds: Clarify adaptive PEBS processingKan Liang1-23/+20
2024-12-02perf/x86/intel/ds: Unconditionally drain PEBS DS when changing PEBS_DATA_CFGKan Liang1-1/+1
2024-12-02Merge branch 'perf/urgent'Peter Zijlstra2-1/+2
2024-12-02perf/x86/intel: Add Arrow Lake U supportKan Liang1-0/+1
2024-11-19perf/core: Check sample_type in perf_sample_save_brstackYabin Cui1-2/+1
2024-11-19perf/core: Check sample_type in perf_sample_save_callchainYabin Cui1-4/+2
2024-11-05perf/x86/intel: Do not enable large PEBS for events with aux actions or aux s...Adrian Hunter1-2/+2
2024-11-05perf/x86/intel/pt: Add support for pause / resumeAdrian Hunter2-3/+74
2024-11-05perf/x86/intel/pt: Fix buffer full but size is 0 caseAdrian Hunter2-3/+10
2024-10-07perf/x86/intel: Add PMU support for ArrowLake-HDapeng Mi2-3/+123
2024-10-07perf/x86/intel: Support hybrid PMU with multiple atom uarchsDapeng Mi1-9/+19
2024-09-18Merge tag 'perf-core-2024-09-18' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds6-172/+198
generated by cgit v1.2.3 (git 2.39.0) at 2025-08-24 12:44:51 +0300