summaryrefslogtreecommitdiff
path: root/arch/x86/events/intel
AgeCommit message (Expand)AuthorFilesLines
2022-04-20perf/x86/intel/pt: Fix address filter config for 32-bit kernelAdrian Hunter1-1/+1
2021-11-26perf/x86/intel/uncore: Fix IIO event constraints for Skylake ServerAlexander Antonov1-0/+1
2021-11-26perf/x86/intel/uncore: Fix filter_tid mask for CHA events on Skylake ServerAlexander Antonov1-0/+3
2021-09-22perf/x86/intel/pt: Fix mask of num_address_rangesXiaoyao Li1-1/+1
2021-03-24perf/x86/intel: Fix a crash caused by zero PEBS statusKan Liang1-1/+1
2020-12-02perf/x86: fix sysfs type mismatchesSami Tolvanen4-24/+12
2020-11-18perf/core: Fix bad use of igrab()Song Liu1-2/+2
2020-02-28perf/x86/intel: Fix inaccurate period in context switch for auto-reloadKan Liang1-0/+2
2020-01-09perf/x86/intel/bts: Fix the use of page_private()Alexander Shishkin1-5/+11
2019-09-21perf/x86/intel: Restrict period on NehalemJosh Hunt1-0/+6
2019-06-22perf/x86/intel/ds: Fix EVENT vs. UEVENT PEBS constraintsStephane Eranian1-14/+14
2019-06-15perf/x86/intel: Allow PEBS multi-entry in watermark modeStephane Eranian1-1/+1
2019-05-14x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra3-15/+17
2019-05-10perf/x86/intel: Initialize TFA MSRPeter Zijlstra1-0/+6
2019-05-10perf/x86/intel: Fix handling of wakeup_events for multi-entry PEBSStephane Eranian1-1/+1
2019-04-27perf/x86: Fix incorrect PEBS_REGSKan Liang1-1/+1
2019-03-19perf/x86/intel: Make dev_attr_allow_tsx_force_abort statickbuild test robot1-1/+1
2019-03-19perf/x86/intel: Fix memory corruptionPeter Zijlstra1-1/+1
2019-03-14perf/x86/intel: Implement support for TSX Force AbortPeter Zijlstra (Intel)1-3/+71
2019-03-14perf/x86/intel: Generalize dynamic constraint creationPeter Zijlstra (Intel)1-21/+30
2019-03-14perf/x86/intel: Make cpuc allocations consistentPeter Zijlstra (Intel)1-11/+18
2019-02-20perf/x86: Add check_period PMU callbackJiri Olsa1-0/+9
2019-02-12perf/x86/intel: Delay memory deallocation until x86_pmu_dead_cpu()Peter Zijlstra1-2/+8
2019-02-12perf/x86/intel/uncore: Add Node ID maskKan Liang1-1/+3
2018-12-05perf/x86/intel: Add generic branch tracing check to intel_pmu_has_bts()Jiri Olsa1-14/+3
2018-12-05perf/x86/intel: Move branch tracing setup to the Intel-specific source fileJiri Olsa1-1/+40
2018-12-01perf/x86/intel/uncore: Add more IMC PCI IDs for KabyLake and CoffeeLake CPUsKan Liang1-1/+114
2018-11-04perf/x86/intel/uncore: Fix PCI BDF address of M3UPI on SKXKan Liang1-6/+6
2018-10-10perf/x86/intel: Add support/quirk for the MISPREDICT bit on Knights Landing CPUsJacek Tomaka1-0/+4
2018-10-04perf/x86/intel/lbr: Fix incomplete LBR call stackKan Liang1-6/+26
2018-08-03perf/x86/intel/uncore: Correct fixed counter index check for NHMKan Liang1-1/+1
2018-08-03perf/x86/intel/uncore: Correct fixed counter index check in generic codeKan Liang1-1/+1
2018-07-25x86/events/intel/ds: Fix bts_interrupt_threshold alignmentHugh Dickins1-3/+5
2018-07-03perf/x86/intel/uncore: Add event constraint for BDX PCUKan Liang1-0/+8
2018-06-20perf/x86/intel: Don't enable freeze-on-smi for PerfMon V1Kan Liang1-3/+6
2018-05-30perf/x86/intel: Fix event update for auto-reloadKan Liang1-4/+88
2018-05-30perf/x86/intel: Fix large period handling on Broadwell CPUsKan Liang1-1/+1
2018-05-30perf/x86/intel: Properly save/restore the PMU state in the NMI handlerKan Liang1-1/+9
2018-05-30perf/x86/intel: Fix linear IP of PEBS real_ip on Haswell and later CPUsStephane Eranian1-8/+17
2018-05-16perf/x86/cstate: Fix possible Spectre-v1 indexing for pkg_msrPeter Zijlstra1-0/+2
2018-03-28perf/x86/intel/uncore: Fix multi-domain PCI CHA enumeration bug on Skylake se...Kan Liang1-14/+17
2018-03-28perf/x86/intel: Don't accidentally clear high bits in bdw_limit_period()Dan Carpenter1-1/+1
2018-03-28perf/x86/intel/uncore: Fix Skylake UPI event formatKan Liang1-1/+1
2018-03-03perf/x86/intel: Plug memory leak in intel_pmu_init()Thomas Gleixner1-1/+4
2018-02-22x86/cpu: Rename cpu_data.x86_mask to cpu_data.x86_steppingJia Zhang3-3/+3
2018-01-17x86,perf: Disable intel_bts when PTIPeter Zijlstra1-0/+18
2018-01-10x86/events/intel/ds: Use the proper cache flush method for mapping ds buffersPeter Zijlstra1-0/+16
2018-01-02x86/events/intel/ds: Map debug buffers in cpu_entry_areaHugh Dickins1-45/+80
2018-01-02x86/cpu_entry_area: Add debugstore entries to cpu_entry_areaThomas Gleixner1-2/+3
2017-12-25perf/x86: Enable free running PEBS for REGS_USER/INTRAndi Kleen1-0/+4
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-11 17:50:15 +0300