summaryrefslogtreecommitdiff
path: root/arch/x86/boot/startup
AgeCommit message (Expand)AuthorFilesLines
2025-09-24x86/boot: Drop erroneous __init annotation from early_set_pages_state()Ard Biesheuvel1-1/+1
2025-09-10x86/startup/sev: Document the CPUID flow in the boot #VC handlerTom Lendacky1-0/+11
2025-09-04x86/sev: Zap snp_abort()Borislav Petkov (AMD)2-7/+2
2025-09-03x86/boot: Move startup code out of __head sectionArd Biesheuvel5-42/+42
2025-09-03x86/boot: Create a confined code area for startup codeArd Biesheuvel3-2/+14
2025-09-03x86/boot: Check startup code for absence of absolute relocationsArd Biesheuvel1-0/+8
2025-09-03x86/sev: Export startup routines for later useArd Biesheuvel1-0/+14
2025-09-03x86/sev: Move __sev_[get|put]_ghcb() into separate noinstr objectArd Biesheuvel1-74/+0
2025-09-03x86/sev: Provide PIC aliases for SEV related data objectsArd Biesheuvel2-28/+0
2025-09-03x86/sev: Use boot SVSM CA for all startup and init codeArd Biesheuvel1-5/+6
2025-09-03x86/sev: Pass SVSM calling area down to early page state change APIArd Biesheuvel2-15/+24
2025-09-03x86/sev: Share implementation of MSR-based page state changeArd Biesheuvel2-28/+36
2025-09-03x86/sev: Avoid global variable to store virtual address of SVSM areaArd Biesheuvel2-10/+6
2025-09-03x86/sev: Move GHCB page based HV communication out of startup codeArd Biesheuvel3-181/+7
2025-08-31x86/sev: Run RMPADJUST on SVSM calling area page to test VMPLArd Biesheuvel2-3/+4
2025-08-31x86/sev: Use MSR protocol only for early SVSM PVALIDATE callArd Biesheuvel1-3/+6
2025-08-31x86/sev: Use MSR protocol for remapping SVSM calling areaArd Biesheuvel2-3/+13
2025-08-28x86/sev: Separate MSR and GHCB based snp_cpuid() via a callbackArd Biesheuvel1-48/+11
2025-08-17Merge tag 'x86_urgent_for_v6.17_rc2' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-0/+1
2025-08-15x86/sev: Ensure SVSM reserved fields in a page validation entry are initializ...Tom Lendacky1-0/+1
2025-08-06x86/sev: Evict cache lines during SNP memory validationTom Lendacky1-0/+7
2025-05-17x86/mm/64: Make 5-level paging support unconditionalKirill A. Shutemov1-4/+1
2025-05-15x86/cpuid: Set <asm/cpuid/api.h> as the main CPUID headerAhmed S. Darwish1-1/+1
2025-05-14x86/boot: Defer initialization of VM space related global variablesArd Biesheuvel1-3/+0
2025-05-13Merge branch 'x86/msr' into x86/core, to resolve conflictsIngo Molnar1-2/+2
2025-05-05x86/sev: Disentangle #VC handling code from startup codeArd Biesheuvel2-1540/+1
2025-05-04x86/boot: Provide __pti_set_user_pgtbl() to startup codeArd Biesheuvel1-0/+9
2025-05-04x86/boot: Disregard __supported_pte_mask in __startup_64()Ard Biesheuvel1-2/+0
2025-05-04x86/boot: Move early_setup_gdt() back into head64.cArd Biesheuvel1-14/+1
2025-04-24x86/sev: Share the sev_secrets_pa value againTom Lendacky1-2/+2
2025-04-23x86/boot: Disable jump tables in PIC codeArd Biesheuvel1-0/+1
2025-04-22x86/boot: Drop RIP_REL_REF() uses from early SEV codeArd Biesheuvel2-28/+19
2025-04-22x86/boot: Move SEV startup code into startup/Ard Biesheuvel3-1/+2804
2025-04-17x86/boot/startup: Disable LTO for the startup codeNathan Chancellor1-1/+2
2025-04-12x86/boot: Drop RIP_REL_REF() uses from SME startup codeArd Biesheuvel1-6/+5
2025-04-12x86/boot: Move early SME init code into startup/Ard Biesheuvel2-0/+568
2025-04-12x86/boot: Drop RIP_REL_REF() uses from early mapping codeArd Biesheuvel1-20/+21
2025-04-12x86/boot: Move early kernel mapping code into startup/Ard Biesheuvel2-1/+225
2025-04-12x86/boot: Move the early GDT/IDT setup code into startup/Ard Biesheuvel2-0/+99
2025-04-09x86/boot/startup: Disable objtool validation for library codeArd Biesheuvel1-0/+6
2025-04-06x86/boot: Move the EFI mixed mode startup code back under arch/x86, into star...Ard Biesheuvel2-0/+256
2025-04-06x86/boot: Move the 5-level paging trampoline into /startupArd Biesheuvel2-0/+114
generated by cgit v1.2.3 (git 2.39.0) at 2026-01-21 11:26:56 +0300