summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/mipsregs.h
AgeCommit message (Expand)AuthorFilesLines
2020-06-20mips: MAAR: Use more precise address maskSerge Semin1-1/+1
2018-09-05Revert "MIPS: BCM47XX: Enable 74K Core ExternalSync for PCIe erratum"Rafał Miłecki1-3/+0
2018-07-03MIPS: BCM47XX: Enable 74K Core ExternalSync for PCIe erratumTokunori Ikegami1-0/+3
2017-09-21MIPS: Fix input modify in __write_64bit_c0_split()James Hogan1-6/+9
2017-08-30MIPS: Add accessor & bit definitions for GlobalNumberPaul Burton1-0/+13
2017-07-05MIPS: MIPS16e2: Identify ASE presenceMaciej W. Rozycki1-0/+1
2017-03-28KVM: MIPS/VZ: Handle Octeon III guest.PRid registerJames Hogan1-0/+2
2017-03-28MIPS: Add Octeon III register accessors & definitionsJames Hogan1-0/+36
2017-03-28MIPS: Add some missing guest CP0 accessors & defsJames Hogan1-2/+14
2017-03-28MIPS: Separate MAAR V bit into VL and VH for XPAJames Hogan1-1/+7
2017-02-14MIPS: Unify perf counter register definitionsJames Hogan1-0/+33
2016-11-24MIPS: Mask out limit field when calculating wired entry countPaul Burton1-0/+6
2016-09-29MIPS: Stop setting I6400 FTLBPPaul Burton1-2/+0
2016-06-16MIPS: Add define for Config.VI (virtual icache) bitJames Hogan1-0/+1
2016-06-16MIPS: Clean up RDHWR handlingJames Hogan1-1/+19
2016-05-28MIPS: Add 64-bit HTW fieldsJames Hogan1-0/+8
2016-05-28MIPS: Simplify DSP instruction encoding macrosJames Hogan1-90/+17
2016-05-28MIPS: Add missing tlbinvf/XPA microMIPS encodingsJames Hogan1-5/+7
2016-05-28MIPS: Add missing VZ accessor microMIPS encodingsJames Hogan1-9/+18
2016-05-28MIPS: Add inline asm encoding helpersJames Hogan1-0/+27
2016-05-28MIPS: Fix write_gc0_* macros when writing zeroJames Hogan1-2/+2
2016-05-28MIPS: Add definitions of SegCtl registers and use themMatt Redfearn1-0/+3
2016-05-17MIPS: Fix VZ probe gas errors with binutils <2.24James Hogan1-180/+293
2016-05-13MIPS: Add guest CP0 accessorsJames Hogan1-11/+330
2016-05-13MIPS: Add register definitions for VZ ASE registersJames Hogan1-0/+117
2016-05-13MIPS: Avoid magic numbers probing kscratch_maskJames Hogan1-1/+2
2016-05-13MIPS: Add defs & probing of [X]ContextConfigJames Hogan1-0/+6
2016-05-13MIPS: Add defs & probing of BadInstr[P] registersJames Hogan1-0/+3
2016-05-13MIPS: Add defs & probing of extended CP0_EBaseJames Hogan1-0/+3
2016-05-13MIPS: Define & use CP0_EBase bit definitionsJames Hogan1-1/+9
2016-05-13MIPS: Add & use CP0_EntryHi ASID definitionsJames Hogan1-0/+2
2016-05-13MIPS: Loongson-3: Fast TLB refill handlerHuacai Chen1-0/+6
2016-05-13MIPS: Loongson: Invalidate special TLBs when neededHuacai Chen1-0/+9
2016-05-13MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen1-0/+2
2016-05-13MIPS: Add and use watch register field definitionsJames Hogan1-0/+18
2016-05-13MIPS: Add and use CAUSEF_WP definitionJames Hogan1-0/+2
2016-05-13MIPS: Detect MIPSr6 Virtual Processor supportPaul Burton1-0/+1
2016-01-24MIPS: Update trap codesJames Hogan1-2/+10
2016-01-24MIPS: Move Cause.ExcCode trap codes to mipsregs.hJames Hogan1-0/+24
2016-01-24MIPS: Move definition of DC bit to mipsregs.hJames Hogan1-0/+2
2015-11-11MIPS: Tidy EntryLo bit definitions, add PFNPaul Burton1-9/+3
2015-11-11MIPS: CPS: Early debug using an ns16550-compatible UARTPaul Burton1-0/+3
2015-11-11MIPS: Fix duplicate CP0_* definitions.James Hogan1-0/+3
2015-09-22MIPS: cpu-features: Add cpu_has_ftlbJames Hogan1-0/+2
2015-09-03MIPS: Rearrange ENTRYLO field definitionsJames Hogan1-25/+27
2015-09-03MIPS: Treat CP1 control registers as unsigned ints.Ralf Baechle1-1/+1
2015-09-03MIPS: Use unsigned int when reading CP0 registersChris Packham1-2/+2
2015-08-26MIPS: Set up FTLB probability for I6400Markos Chandras1-0/+2
2015-06-21MIPS: R12000: Enable branch prediction global historyJoshua Kinard1-0/+13
2015-06-21MIPS: mipsregs.h: Add EntryLo bit definitionsJames Hogan1-0/+22
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-14 07:58:05 +0300