index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.11.y
linux-6.12.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
tlb.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-09-26
mm: treewide: clarify pgtable_page_{ctor,dtor}() naming
Mark Rutland
1
-1
/
+1
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2019-05-07
Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...
Linus Torvalds
1
-1
/
+4
2019-04-09
arm64: mm: enable per pmd page table lock
Yu Zhao
1
-1
/
+4
2019-04-03
asm-generic/tlb, arch: Provide generic tlb_flush() based on flush_tlb_range()
Peter Zijlstra
1
-0
/
+1
2018-09-11
arm64: tlb: Avoid synchronous TLBIs when freeing page tables
Will Deacon
1
-3
/
+0
2018-09-11
arm64: tlb: Adjust stride and type of TLBI according to mmu_gather
Will Deacon
1
-9
/
+10
2018-09-11
arm64: tlb: Remove redundant !CONFIG_HAVE_RCU_TABLE_FREE code
Will Deacon
1
-9
/
+3
2018-09-11
arm64: tlbflush: Allow stride to be specified for __flush_tlb_range()
Will Deacon
1
-1
/
+1
2018-08-24
arm64: tlb: Provide forward declaration of tlb_flush() before including tlb.h
Will Deacon
1
-0
/
+2
2018-08-01
mm: do not initialize TLB stack vma's with vma_init()
Linus Torvalds
1
-3
/
+1
2018-07-27
mm: use vma_init() to initialize VMAs on stack and data segments
Kirill A. Shutemov
1
-1
/
+3
2015-10-07
arm64: tlbflush: avoid flushing when fullmm == 1
Will Deacon
1
-11
/
+15
2015-07-28
arm64: Use last level TLBI for user pte changes
Catalin Marinas
1
-1
/
+6
2015-04-15
arm64: expose number of page table levels on Kconfig level
Kirill A. Shutemov
1
-2
/
+2
2015-03-14
arm64: Invalidate the TLB corresponding to intermediate page table levels
Catalin Marinas
1
-0
/
+3
2014-11-17
mmu_gather: move minimal range calculations into generic code
Will Deacon
1
-64
/
+3
2014-10-10
arm64: mm: enable HAVE_RCU_TABLE_FREE logic
Steve Capper
1
-3
/
+17
2014-07-23
arm64: Convert bool ARM64_x_LEVELS to int ARM64_PGTABLE_LEVELS
Catalin Marinas
1
-2
/
+2
2014-07-23
arm64: mm: Implement 4 levels of translation tables
Jungseok Lee
1
-0
/
+9
2014-07-23
arm64: Introduce VA_BITS and translation level options
Jungseok Lee
1
-1
/
+1
2014-04-25
arm64: mm: Add THP TLB entries to general mmu_gather
Steve Capper
1
-0
/
+6
2014-02-26
arm64: Convert asm/tlb.h to generic mmu_gather
Catalin Marinas
1
-116
/
+20
2013-08-16
Fix TLB gather virtual address range invalidation corner cases
Linus Torvalds
1
-2
/
+5
2013-06-14
ARM64: mm: THP support.
Steve Capper
1
-0
/
+6
2012-09-17
arm64: TLB maintenance functionality
Catalin Marinas
1
-0
/
+190