summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/socfpga_arria10.dtsi
AgeCommit message (Expand)AuthorFilesLines
2016-04-11ARM: dts: socfpga: add reset control for USBDinh Nguyen1-0/+4
2016-04-11ARM: dts: socfpga: Add Altera Arria10 OCRAM EDAC devicetree entryThor Thayer1-0/+5
2016-04-11ARM: dts: socfpga: Add Altera Arria10 L2 Cache EDAC devicetree entryThor Thayer1-0/+15
2016-04-11ARM: dts: socfpga: Add missing clock and interrupt fields for Arria10 DMAGraham Moore1-1/+4
2016-04-11ARM: dts: socfpga: add the clk-phase property for sd/mmc clockDinh Nguyen1-1/+2
2016-03-13ARM, ARM64: dts: drop "arm,amba-bus" in favor of "simple-bus"Masahiro Yamada1-1/+1
2015-10-06ARM: socfpga: dts: add clock fields for I2C, UART and USB on Arria10Dinh Nguyen1-0/+8
2015-08-13Merge tag 'socfpga_dts_for_v4.3_part_2' of git://git.kernel.org/pub/scm/linux...Olof Johansson1-0/+6
2015-08-10ARM: socfpga: dts: Add resets for EMACs on Arria10Dinh Nguyen1-0/+5
2015-08-10ARM: socfpga: dts: add "altr,modrst-offset" propertyDinh Nguyen1-0/+1
2015-07-20ARM: dts: socfpga: use stdout-path for chosen nodeDinh Nguyen1-0/+5
2015-06-26Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...Linus Torvalds1-16/+336
2015-06-24arm: socfpga: dts: Add Arria10 SDRAM EDAC DTS supportThor Thayer1-0/+11
2015-06-11ARM: socfpga: dts: enable ethernet for Arria10 devkitDinh Nguyen1-0/+11
2015-06-11Merge tag 'socfpga_dts_for_v4.2_part_3' of git://git.kernel.org/pub/scm/linux...Kevin Hilman1-0/+6
2015-06-02ARM: socfpga: dts: add enable-method property for cpu nodesDinh Nguyen1-0/+1
2015-06-02ARM: socfpga: dts: add the a9-scu node for arria10Dinh Nguyen1-0/+5
2015-05-11ARM: socfpga: dts: add clocks to the Arria10 platformDinh Nguyen1-4/+305
2015-05-11ARM: socfpga: dts: Add tx-fifo-depth and rx-fifo-depth propertiesVince Bridgers1-0/+4
2015-05-11ARM: socfpga: dts: Add multicast bins and unicast filter entriesVince Bridgers1-0/+6
2015-05-11ARM: socfpga: dts: enable UART1 for the debug uartDinh Nguyen1-12/+0
2015-05-11ARM: socfpga: dts: disable the sdmmc, and uart nodes in the base arria10Dinh Nguyen1-0/+3
2015-05-11ARM: socfpga: dts: add cpu1-start-addr for Arria 10Dinh Nguyen1-0/+1
2014-11-21arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOCDinh Nguyen1-0/+374