summaryrefslogtreecommitdiff
path: root/arch/arc/mm/cache.c
AgeCommit message (Expand)AuthorFilesLines
2017-01-19ARC: Revert "ARC: mm: IOC: Don't enable IOC by default"Vineet Gupta1-1/+1
2017-01-19ARC: mm: split arc_cache_init to allow __init reaping of bulkVineet Gupta1-14/+19
2017-01-19ARCv2: IOC: Use actual memory size to setup aperture sizeVineet Gupta1-2/+10
2017-01-19ARCv2: IOC: Adhere to progamming model guidelines to avoid DMA corruptionVineet Gupta1-0/+46
2017-01-19ARCv2: IOC: refactor the IOC and SLC operations into own functionsVineet Gupta1-21/+47
2017-01-05ARC: mmu: clarify the MMUv3 programming modelVineet Gupta1-1/+5
2016-12-19ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcacheVineet Gupta1-4/+9
2016-12-19ARC: mm: No need to save cache version in @cpuinfoVineet Gupta1-11/+4
2016-11-28ARC: mm: IOC: Don't enable IOC by defaultVineet Gupta1-1/+1
2016-10-28ARCv2: boot log: print IOC exists as well as enabled statusVineet Gupta1-6/+3
2016-10-24ARCv2: IOC: use @ioc_enable not @ioc_exist where intendedVineet Gupta1-4/+6
2016-10-01ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 coresVineet Gupta1-5/+18
2016-08-10ARC: Elide redundant setup of DMA callbacksVineet Gupta1-0/+9
2016-05-30Fix typosAndrea Gelmini1-3/+3
2016-04-04mm, fs: get rid of PAGE_CACHE_* and page_cache_{get,release} macrosKirill A. Shutemov1-1/+1
2016-03-19ARCv2: ioremap: Support dynamic peripheral address spaceVineet Gupta1-0/+7
2016-03-19ARC: dma: ioremap: use phys_addr_t consistenctly in code pathsVineet Gupta1-15/+15
2016-03-11ARC: Fix misspellings in comments.Adam Buchbinder1-1/+1
2016-01-16mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov1-2/+2
2015-10-29ARC: mm: PAE40 supportVineet Gupta1-4/+40
2015-10-28ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta1-13/+13
2015-10-28ARC: mm: preps ahead of HIGHMEM supportVineet Gupta1-5/+11
2015-10-17ARC: boot log: move helper macros to header for reuseVineet Gupta1-3/+2
2015-08-21ARC: Eliminate some ARCv2 specific code for ARCompact buildVineet Gupta1-26/+32
2015-08-20ARCv2: IOC: Allow boot time disableAlexey Brodkin1-3/+4
2015-08-20ARCv2: SLC: Allow boot time disableVineet Gupta1-2/+19
2015-08-20ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin1-16/+98
2015-07-06ARCv2: guard SLC DMA ops with spinlockAlexey Brodkin1-2/+10
2015-06-25ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta1-2/+62
2015-06-22ARCv2: MMUv4: support aliasing icache configVineet Gupta1-1/+13
2015-06-22ARCv2: MMUv4: cache programming model changesVineet Gupta1-15/+97
2015-06-19ARC: untangle cache flush loopVineet Gupta1-25/+55
2015-06-19ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta1-20/+19
2015-06-19ARC: cacheflush: move some code around, delete old commentsVineet Gupta1-165/+102
2015-06-19ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta1-0/+723
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-17 02:24:41 +0300