summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77980.dtsi80
1 files changed, 80 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77980.dtsi b/arch/arm64/boot/dts/renesas/r8a77980.dtsi
index 0e81bef180a0..86b7792d68fa 100644
--- a/arch/arm64/boot/dts/renesas/r8a77980.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77980.dtsi
@@ -1591,6 +1591,86 @@
};
};
+ wwdt0: watchdog@ffc90000 {
+ compatible = "renesas,r8a77980-wwdt",
+ "renesas,rcar-gen3-wwdt";
+ reg = <0 0xffc90000 0 0x10>;
+ interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "pretimeout", "error";
+ clocks = <&cpg CPG_CORE R8A77980_CLK_R>,
+ <&cpg CPG_CORE R8A77980_CLK_CP>;
+ clock-names = "cnt", "bus";
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 325>;
+ reset-names = "cnt";
+ status = "disabled";
+ };
+
+ wwdt1: watchdog@ffca0000 {
+ compatible = "renesas,r8a77980-wwdt",
+ "renesas,rcar-gen3-wwdt";
+ reg = <0 0xffca0000 0 0x10>;
+ interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "pretimeout", "error";
+ clocks = <&cpg CPG_CORE R8A77980_CLK_R>,
+ <&cpg CPG_CORE R8A77980_CLK_CP>;
+ clock-names = "cnt", "bus";
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 324>;
+ reset-names = "cnt";
+ status = "disabled";
+ };
+
+ wwdt2: watchdog@ffcb0000 {
+ compatible = "renesas,r8a77980-wwdt",
+ "renesas,rcar-gen3-wwdt";
+ reg = <0 0xffcb0000 0 0x10>;
+ interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "pretimeout", "error";
+ clocks = <&cpg CPG_CORE R8A77980_CLK_R>,
+ <&cpg CPG_CORE R8A77980_CLK_CP>;
+ clock-names = "cnt", "bus";
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 321>;
+ reset-names = "cnt";
+ status = "disabled";
+ };
+
+ wwdt3: watchdog@ffcc0000 {
+ compatible = "renesas,r8a77980-wwdt",
+ "renesas,rcar-gen3-wwdt";
+ reg = <0 0xffcc0000 0 0x10>;
+ interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "pretimeout", "error";
+ clocks = <&cpg CPG_CORE R8A77980_CLK_R>,
+ <&cpg CPG_CORE R8A77980_CLK_CP>;
+ clock-names = "cnt", "bus";
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 309>;
+ reset-names = "cnt";
+ status = "disabled";
+ };
+
+ wwdt4: watchdog@ffcf0000 {
+ compatible = "renesas,r8a77980-wwdt",
+ "renesas,rcar-gen3-wwdt";
+ reg = <0 0xffcf0000 0 0x10>;
+ interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "pretimeout", "error";
+ clocks = <&cpg CPG_CORE R8A77980_CLK_R>,
+ <&cpg CPG_CORE R8A77980_CLK_CP>;
+ clock-names = "cnt", "bus";
+ power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
+ resets = <&cpg 403>;
+ reset-names = "cnt";
+ status = "disabled";
+ };
+
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;