diff options
| author | Raju Rangoju <Raju.Rangoju@amd.com> | 2025-05-16 13:06:57 +0300 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2025-05-19 15:13:37 +0300 |
| commit | a5733666c775eb852409261d7a6363883d97ff93 (patch) | |
| tree | 2fb31ae9ebcb176dcf20d6b9b649345a48275401 /tools/perf/scripts/python | |
| parent | 8cd079e69dc51e707b0a7ce105b01f6dbb66ddc1 (diff) | |
| download | linux-a5733666c775eb852409261d7a6363883d97ff93.tar.xz | |
spi: spi_amd: Add HIDDMA basic write support
SPI index mode has hardware limitation of transferring only 64 bytes per
transaction due to fixed number of FIFO registers. This constraint leads to
performance issues when reading/writing data to/from NAND/NOR flash
devices, as the controller must issue multiple requests to read/write
64-byte chunks, even if the slave can transfer up to 2 or 4 KB in a single
transaction.
The AMD HID2 SPI controller supports DMA mode, allowing for reading/writing
up to 4 KB of data in a single transaction. The existing spi_amd driver
already supports HID2 DMA read operations.
This patch introduces changes to implement HID2 DMA single mode basic write
support for the HID2 SPI controller.
Co-developed-by: Krishnamoorthi M <krishnamoorthi.m@amd.com>
Signed-off-by: Krishnamoorthi M <krishnamoorthi.m@amd.com>
Co-developed-by: Akshata MukundShetty <akshata.mukundshetty@amd.com>
Signed-off-by: Akshata MukundShetty <akshata.mukundshetty@amd.com>
Signed-off-by: Raju Rangoju <Raju.Rangoju@amd.com>
Link: https://patch.msgid.link/20250516100658.585654-3-Raju.Rangoju@amd.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions