summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorRichard Zhu <hongxing.zhu@nxp.com>2022-08-30 10:46:01 +0300
committerPhilipp Zabel <p.zabel@pengutronix.de>2022-08-30 17:28:48 +0300
commit051d9eb403887bb11852b7a4f744728a6a4b1b58 (patch)
treeb6ef19db506721a16ec0a6b4f3d50d096762444d /tools/perf/scripts/python
parent568035b01cfb107af8d2e4bd2fb9aea22cf5b868 (diff)
downloadlinux-051d9eb403887bb11852b7a4f744728a6a4b1b58.tar.xz
reset: imx7: Fix the iMX8MP PCIe PHY PERST support
On i.MX7/iMX8MM/iMX8MQ, the initialized default value of PERST bit(BIT3) of SRC_PCIEPHY_RCR is 1b'1. But i.MX8MP has one inversed default value 1b'0 of PERST bit. And the PERST bit should be kept 1b'1 after power and clocks are stable. So fix the i.MX8MP PCIe PHY PERST support here. Fixes: e08672c03981 ("reset: imx7: Add support for i.MX8MP SoC") Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Tested-by: Marek Vasut <marex@denx.de> Tested-by: Richard Leitner <richard.leitner@skidata.com> Tested-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Link: https://lore.kernel.org/r/1661845564-11373-5-git-send-email-hongxing.zhu@nxp.com
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions