diff options
| author | Geert Uytterhoeven <geert+renesas@glider.be> | 2022-06-08 18:40:19 +0300 |
|---|---|---|
| committer | Geert Uytterhoeven <geert+renesas@glider.be> | 2022-06-17 10:46:19 +0300 |
| commit | ffeca49a8ba9aa39439d30b7bb51f453706b6a0d (patch) | |
| tree | 063312ee667c6fdca5ea5548581d0a5e7bffcb70 /tools/perf/scripts/python/task-analyzer.py | |
| parent | 06279f82da68882b83524385834eeacf1993724f (diff) | |
| download | linux-ffeca49a8ba9aa39439d30b7bb51f453706b6a0d.tar.xz | |
arm64: dts: renesas: r8a779f0: Add L3 cache controller
Describe the cache configuration for the first Cortex-A55 CPU core on
the Renesas R-Car S4-8 (R8A779F0) SoC.
Extracted from a larger patch in the BSP by LUU HOAI.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Tested-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Link: https://lore.kernel.org/r/a63715ce1d2d2fcc7ab987f7a1b40847965e8d6a.1654701480.git.geert+renesas@glider.be
Diffstat (limited to 'tools/perf/scripts/python/task-analyzer.py')
0 files changed, 0 insertions, 0 deletions