summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorRaju Rangoju <Raju.Rangoju@amd.com>2024-09-25 16:36:44 +0300
committerMark Brown <broonie@kernel.org>2024-09-30 02:11:56 +0300
commit6c30eee359127c31cd8c6b586c8c3ced9f50f74b (patch)
tree9937dc9ad36f80bfe2d0eb055c57035f8c2d55e1 /tools/perf/scripts/python/stackcollapse.py
parent9674f1694e644aa5cc50e1009481cb4c5b4e8f8f (diff)
downloadlinux-6c30eee359127c31cd8c6b586c8c3ced9f50f74b.tar.xz
spi: spi_amd: Add HIDDMA basic read support
SPI index mode has hardware limitation of reading only 64 bytes per transaction due to fixed number of FIFO registers. This constraint leads to performance issues when reading data from NAND/NOR flash devices, as the controller must issue multiple requests to read 64-byte chunks, even if the slave can send up to 2 or 4 KB in single transaction. The AMD HID2 SPI controller supports DMA mode, which allows reading up to 4 KB of data in single transaction. This patch introduces changes to implement HID2 DMA read support for the HID2 SPI controller. Co-developed-by: Krishnamoorthi M <krishnamoorthi.m@amd.com> Signed-off-by: Krishnamoorthi M <krishnamoorthi.m@amd.com> Co-developed-by: Akshata MukundShetty <akshata.mukundshetty@amd.com> Signed-off-by: Akshata MukundShetty <akshata.mukundshetty@amd.com> Signed-off-by: Raju Rangoju <Raju.Rangoju@amd.com> Link: https://patch.msgid.link/20240925133644.2922359-9-Raju.Rangoju@amd.com Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions