diff options
| author | Ajit Kumar Pandey <AjitKumar.Pandey@amd.com> | 2022-03-04 23:57:27 +0300 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2022-03-07 16:12:48 +0300 |
| commit | b7485ec850591ad62fde0526bd7fdc56cdc04efd (patch) | |
| tree | 66bf2bc28a28db2f9a0782322e797ef1cc2b1ebe /tools/perf/scripts/python/netdev-times.py | |
| parent | 9c2611b2a620f90219f85e4b40bbe3e26ab81e2c (diff) | |
| download | linux-b7485ec850591ad62fde0526bd7fdc56cdc04efd.tar.xz | |
ASoC: SOF: amd: Flush cache after ATU_BASE_ADDR_GRP register update
ACP_SRAM_PTE block has cache that needs to be flushed after every
PTE updates. This patch updates ACPAXI2AXI_ATU_CTRL register to
flush cache after updating PTE with stream physical address.
Reviewed-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
Signed-off-by: Ajit Kumar Pandey <AjitKumar.Pandey@amd.com>
Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Link: https://lore.kernel.org/r/20220304205733.62233-5-pierre-louis.bossart@linux.intel.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/netdev-times.py')
0 files changed, 0 insertions, 0 deletions