diff options
| author | Jakub Kicinski <kuba@kernel.org> | 2024-10-12 01:41:36 +0300 |
|---|---|---|
| committer | Jakub Kicinski <kuba@kernel.org> | 2024-10-12 01:41:37 +0300 |
| commit | f7cb403e9a6929c13547dc6329716110edc8bfe7 (patch) | |
| tree | 27da57097ddb485e8ccec748da189b945e19138f /tools/perf/scripts/python/mem-phys-addr.py | |
| parent | 356d568fa9c04aeb0b76d103c942561f29e20a53 (diff) | |
| parent | 76d46d766a45e205e59af511efbb24abe22d0b4c (diff) | |
| download | linux-f7cb403e9a6929c13547dc6329716110edc8bfe7.tar.xz | |
Merge branch 'net-xilinx-emaclite-adopt-clock-support'
Radhey Shyam Pandey says:
====================
net: xilinx: emaclite: Adopt clock support
This patchset adds emaclite clock support. AXI Ethernet Lite IP can also
be used on SoC platforms like Zynq UltraScale+ MPSoC which combines
powerful processing system (PS) and user-programmable logic (PL) into
the same device. On these platforms it is mandatory to explicitly enable
IP clocks for proper functionality.
====================
Link: https://patch.msgid.link/1728491303-1456171-1-git-send-email-radhey.shyam.pandey@amd.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions