summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2025-03-27 21:14:50 +0300
committerBjorn Helgaas <bhelgaas@google.com>2025-03-27 21:14:50 +0300
commitd7f6f07ecec9594e95407cfa90e1364e51b2a476 (patch)
tree4527daae7f0318286c3489f8e769db835315312d /tools/perf/scripts/python/mem-phys-addr.py
parent5edeea2d7ba63054aebe3de15008d29545260541 (diff)
parent98e87cc501c1018f11815e3e2fb20e4801243031 (diff)
downloadlinux-d7f6f07ecec9594e95407cfa90e1364e51b2a476.tar.xz
Merge branch 'pci/controller/mediatek'
- Remove leftover mac_reset assert for Airoha EN7581 SoC (Lorenzo Bianconi) - Add EN7581 PBUS controller 'mediatek,pbus-csr' DT property and program host bridge memory aperture to this syscon node (Lorenzo Bianconi) * pci/controller/mediatek: PCI: mediatek-gen3: Fix inconsistent indentation PCI: mediatek-gen3: Configure PBUS_CSR registers for EN7581 SoC dt-bindings: PCI: mediatek-gen3: Add mediatek,pbus-csr phandle array property PCI: mediatek-gen3: Remove leftover mac_reset assert for Airoha EN7581 SoC
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions