summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorAbin Joseph <abin.joseph@amd.com>2024-10-09 19:28:21 +0300
committerJakub Kicinski <kuba@kernel.org>2024-10-12 01:41:33 +0300
commit60dbdc6e08d6fe66380598ef8bb857a4474e30d9 (patch)
tree2aee90420206311b111e315f3be9bd91f7c96cfa /tools/perf/scripts/python/mem-phys-addr.py
parent356d568fa9c04aeb0b76d103c942561f29e20a53 (diff)
downloadlinux-60dbdc6e08d6fe66380598ef8bb857a4474e30d9.tar.xz
dt-bindings: net: emaclite: Add clock support
Add s_axi_aclk AXI4 clock support. Traditionally this IP was used on microblaze platforms which had fixed clocks enabled all the time. But since its a PL IP, it can also be used on SoC platforms like Zynq UltraScale+ MPSoC which combines processing system (PS) and user programmable logic (PL) into the same device. On these platforms instead of fixed enabled clocks it is mandatory to explicitly enable IP clocks for proper functionality. So make clock a required property and also define max supported clock constraints. Signed-off-by: Abin Joseph <abin.joseph@amd.com> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://patch.msgid.link/1728491303-1456171-2-git-send-email-radhey.shyam.pandey@amd.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions