summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorDave Airlie <airlied@redhat.com>2021-01-29 10:04:36 +0300
committerDave Airlie <airlied@redhat.com>2021-01-29 10:05:15 +0300
commit32c3d9b0f51ee1e6bb0160496b97e50b5caca4d0 (patch)
tree327b549196ad5a98fe77be2e7d317a21f92f882f /tools/perf/scripts/python/mem-phys-addr.py
parentbc96ad6722f86a377ed2872c9a4854c90caf78ca (diff)
parent784953a46589276b38d7e6dcb5ebf7e29db72ff1 (diff)
downloadlinux-32c3d9b0f51ee1e6bb0160496b97e50b5caca4d0.tar.xz
Merge tag 'drm-intel-next-2021-01-27' of git://anongit.freedesktop.org/drm/drm-intel into drm-next
- HDCP 2.2 and HDCP 1.4 Gen12 DP MST support (Anshuman) - Fix DP vswing settings and handling (Imre, Ville) - Various display code clean-up (Jani, Ville) - Various display refactoring, including split out of pps, aux, and fdi (Ja\ ni, Dave) - Add DG1 missing workarounds (Jose) - Fix display color conversion (Chris, Ville) - Try to guess PCH type even without ISA bridge (Zhenyu) - More backlight refactor (Lyude) - Support two CSC module on gen11 and later (Lee) - Async flips for all ilk+ platforms (Ville) - Clear color support for TGL (RK) - Add a helper to read data from a GEM object page (Imre) - VRR/Adaptive Sync Enabling on DP/eDP for TGL+ (Manasi, Ville Aditya) Signed-off-by: Dave Airlie <airlied@redhat.com> From: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210127140822.GA711686@intel.com
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions