summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/futex-contention.py
diff options
context:
space:
mode:
authorUma Shankar <uma.shankar@intel.com>2018-11-01 22:10:19 +0300
committerMaarten Lankhorst <maarten.lankhorst@linux.intel.com>2018-11-06 14:28:26 +0300
commit6a255da783c64886ca5a8ecaeb751a736edcae9d (patch)
tree9d96d65c8982553f192c1aa9f202985905ef01a4 /tools/perf/scripts/python/futex-contention.py
parenta748faea3bfd7fd1d1485bc1c426c7d460cc6503 (diff)
downloadlinux-6a255da783c64886ca5a8ecaeb751a736edcae9d.tar.xz
drm/i915/icl: Define Plane Input CSC Coefficient Registers
Defined the plane input csc coefficient registers and macros. 6 registers are used to program a total of 9 coefficients, added macros to define each of them for all the planes supporting the feature on pipes. On ICL, bottom 3 planes have this capability. v2: Segregated the register macro definition as separate patch as per Maarten's suggestion. v3: Removed a redundant 3rd Pipe register definition and simplified the equally spaced register definition by adding an offset as per Matt's comment. v4: No Change v5: Renamed the register Macro as per Matt's suggestion. v6: No Change v7: No Change v8: No Change v9: No Change Signed-off-by: Uma Shankar <uma.shankar@intel.com> Reviewed-by: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/1541099420-12419-2-git-send-email-uma.shankar@intel.com
Diffstat (limited to 'tools/perf/scripts/python/futex-contention.py')
0 files changed, 0 insertions, 0 deletions