summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorLubomir Rintel <lkundrak@v3.sk>2019-05-16 09:19:37 +0300
committerLubomir Rintel <lkundrak@v3.sk>2019-10-17 17:36:11 +0300
commita9372a5fb20597a070d89f9402241d9012c0590f (patch)
treefe6976cc2ff1acf337921bdfcedca4905fe4f26f /tools/perf/scripts/python/export-to-sqlite.py
parent199c936e37f9ed1944a74b5beb96ea3e87025fbe (diff)
downloadlinux-a9372a5fb20597a070d89f9402241d9012c0590f.tar.xz
ARM: mmp: add support for MMP3 SoC
Similar to MMP2, which this patch is based on. Known differencies from MMP2 are: * Two PJ4B cores instead of one PJ4 * Tauros 3 L2 cache controller instead of Tauros 2 * A GIC interrupt controller optionally used instead of the MMP one * A TWD local timer * Different USB2 PHY * A USB3 SS controller * More interrupt muxes Hard to tell what else is different, because documentation is not available. Signed-off-by: Lubomir Rintel <lkundrak@v3.sk>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions