diff options
| author | Radhakrishna Sripada <radhakrishna.sripada@intel.com> | 2022-09-02 09:03:39 +0300 |
|---|---|---|
| committer | Radhakrishna Sripada <radhakrishna.sripada@intel.com> | 2022-09-13 01:25:19 +0300 |
| commit | 825477e779121342d12e3c871a5e7487530b5a5d (patch) | |
| tree | 65dae70f6f2377a3c401fd6e6e0de98c8b17e463 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 85d53200507916955be64b1e2cbca713b8ebe3bc (diff) | |
| download | linux-825477e779121342d12e3c871a5e7487530b5a5d.tar.xz | |
drm/i915/mtl: Obtain SAGV values from MMIO instead of GT pcode mailbox
From Meteorlake, Latency Level, SAGV bloack time are read from
LATENCY_SAGV register instead of the GT driver pcode mailbox. DDR type
and QGV information are also to be read from Mem SS registers.
v2:
- Simplify MTL_MEM_SS_INFO_QGV_POINT macro(MattR)
- Nit: Rearrange the bit def's from higher to lower(MattR)
- Restore platform definition for ADL-P(MattR)
- Move back intel_qgv_point def to intel_bw.c(Jani)
v3:
- Rebase
Bspec: 64636, 64608
Cc: Jani Nikula <jani.nikula@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Original Author: Caz Yokoyama
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220902060342.151824-9-radhakrishna.sripada@intel.com
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions