diff options
| author | Sinan Kaya <okaya@codeaurora.org> | 2018-02-27 23:14:12 +0300 |
|---|---|---|
| committer | Bjorn Helgaas <helgaas@kernel.org> | 2018-03-05 17:10:14 +0300 |
| commit | 6b2f1351af567110cec80d7c067314c633a14f50 (patch) | |
| tree | 333c32d43c22310b0a758b410a7699c756e3d8be /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 01fd61c0b9bd85ab41fb60fbd781d44882ee6887 (diff) | |
| download | linux-6b2f1351af567110cec80d7c067314c633a14f50.tar.xz | |
PCI: Wait for device to become ready after secondary bus reset
Setting Secondary Bus Reset of a downstream port sends a hot reset. PCIe
r4.0, sec 2.3.1, Request Handling Rules, indicates that a device can return
CRS Completion Status following such a reset. Wait until the device
becomes ready in that situation.
Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
Signed-off-by: Bjorn Helgaas <helgaas@kernel.org>
Reviewed-by: Christoph Hellwig <hch@lst.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions