summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorPeng Fan <peng.fan@nxp.com>2021-05-28 13:06:01 +0300
committerJassi Brar <jaswinder.singh@linaro.org>2021-06-26 19:39:48 +0300
commit32f7443d4139208927bc9c3fda8e2a77ec24fe14 (patch)
tree8d66589470d940f166f20568be643460eb8205a9 /tools/perf/scripts/python/export-to-sqlite.py
parent8339642c930500140fe27621d783630b002a6342 (diff)
downloadlinux-32f7443d4139208927bc9c3fda8e2a77ec24fe14.tar.xz
mailbox: imx: replace the xTR/xRR array with single register
The xTR/xRR registers are using 4 bytes stride and continuous. Considering we will support more TR and RR registers, use base + idx * 4 method to calculate register address, not hardcoding in driver. Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Jassi Brar <jaswinder.singh@linaro.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions