diff options
| author | Sam Protsenko <semen.protsenko@linaro.org> | 2024-06-21 02:13:37 +0300 |
|---|---|---|
| committer | Herbert Xu <herbert@gondor.apana.org.au> | 2024-06-28 04:35:48 +0300 |
| commit | e003d67067043488595f33f3a82230a4281686ca (patch) | |
| tree | d038234727fab103cfd2146e3df3c8ce10d0479c /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 81da8056e92bd255178413d36382653ed5a1a230 (diff) | |
| download | linux-e003d67067043488595f33f3a82230a4281686ca.tar.xz | |
hwrng: exynos - Implement bus clock control
Some SoCs like Exynos850 might require the SSS bus clock (PCLK) to be
enabled in order to access TRNG registers. Add and handle the optional
PCLK clock accordingly to make it possible.
Signed-off-by: Sam Protsenko <semen.protsenko@linaro.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Anand Moon <linux.amoon@gmail.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions