diff options
author | Patrick Delaunay <patrick.delaunay@foss.st.com> | 2024-04-25 18:45:55 +0300 |
---|---|---|
committer | Alexandre Torgue <alexandre.torgue@foss.st.com> | 2024-06-05 10:59:00 +0300 |
commit | 9c8d852dabbd49f4894d5d998ede8b98eb091921 (patch) | |
tree | f36a03dfbce1391f14e3ab5f968b4d3049b04668 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | 624aa659afbc902cd279ae719a2f58a22dca88c0 (diff) | |
download | linux-9c8d852dabbd49f4894d5d998ede8b98eb091921.tar.xz |
arm64: dts: st: add power domain on stm32mp25
Add power domains on STM32MP25x SoC for supported low power modes:
- CPU_PD0/1: domain for idle of each core Cortex A35 (CStop)
- CLUSTER_PD: D1 domain with Stop1 and LP-Stop1 modes support when
the Cortex A35 cluster and each device assigned to CPU1=CA35
are deactivated
- RET_PD: D1 domain retention (VDDCore is reduced) to support
the LPLV-Stop1 mode
Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions