diff options
| author | Daniel Gorsulowski <daniel.gorsulowski@esd.eu> | 2020-08-26 08:00:14 +0300 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2020-08-26 17:13:28 +0300 |
| commit | 2e1ec861a605d1d116f8c774f45e9f6a2b593cbb (patch) | |
| tree | 8e9b760d3e00391ba697e9ea6f7362d6da55ee05 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 9f13457377907fa253aef560e1a37e1ca4197f9b (diff) | |
| download | linux-2e1ec861a605d1d116f8c774f45e9f6a2b593cbb.tar.xz | |
net: dp83869: Fix RGMII internal delay configuration
The RGMII control register at 0x32 indicates the states for the bits
RGMII_TX_CLK_DELAY and RGMII_RX_CLK_DELAY as follows:
RGMII Transmit/Receive Clock Delay
0x0 = RGMII transmit clock is shifted with respect to transmit/receive data.
0x1 = RGMII transmit clock is aligned with respect to transmit/receive data.
This commit fixes the inversed behavior of these bits
Fixes: 736b25afe284 ("net: dp83869: Add RGMII internal delay configuration")
Signed-off-by: Daniel Gorsulowski <daniel.gorsulowski@esd.eu>
Acked-by: Dan Murphy <dmurphy@ti.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions