summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/check-perf-trace.py
diff options
context:
space:
mode:
authorAbhinav Kumar <quic_abhinavk@quicinc.com>2025-02-06 22:46:36 +0300
committerAbhinav Kumar <quic_abhinavk@quicinc.com>2025-02-15 22:46:42 +0300
commitdf9cf852ca3099feb8fed781bdd5d3863af001c8 (patch)
tree12e732a6976236aafe91170709c392bbff2d917f /tools/perf/scripts/python/check-perf-trace.py
parent24b50b7340ab7e7b004ee6db43d625caa68498b0 (diff)
downloadlinux-df9cf852ca3099feb8fed781bdd5d3863af001c8.tar.xz
drm/msm/dp: account for widebus and yuv420 during mode validation
Widebus allows the DP controller to operate in 2 pixel per clock mode. The mode validation logic validates the mode->clock against the max DP pixel clock. However the max DP pixel clock limit assumes widebus is already enabled. Adjust the mode validation logic to only compare the adjusted pixel clock which accounts for widebus against the max DP pixel clock. Also fix the mode validation logic for YUV420 modes as in that case as well, only half the pixel clock is needed. Cc: stable@vger.kernel.org Fixes: 757a2f36ab09 ("drm/msm/dp: enable widebus feature for display port") Fixes: 6db6e5606576 ("drm/msm/dp: change clock related programming for YUV420 over DP") Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Tested-by: Dale Whinham <daleyo@gmail.com> Patchwork: https://patchwork.freedesktop.org/patch/635789/ Link: https://lore.kernel.org/r/20250206-dp-widebus-fix-v2-1-cb89a0313286@quicinc.com Signed-off-by: Abhinav Kumar <quic_abhinavk@quicinc.com>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions