diff options
author | Anna-Maria Behnsen <anna-maria@linutronix.de> | 2025-03-03 14:11:05 +0300 |
---|---|---|
committer | Thomas Gleixner <tglx@linutronix.de> | 2025-03-08 16:37:39 +0300 |
commit | fa8152ca221110e14e43040bd442c8140bc2e03c (patch) | |
tree | 40643d0fdcf17742dc6d1fba0567040e8bbf6e09 /scripts/generate_rust_analyzer.py | |
parent | b69b47a6b5f67ac1074e0a6baac7f07bdc3dceed (diff) | |
download | linux-fa8152ca221110e14e43040bd442c8140bc2e03c.tar.xz |
vdso: Make vdso_time_data cacheline aligned
vdso_time_data is not cacheline aligned at the moment. When instantiating
an array, the start of the second array member is not cache line aligned.
This increases the number of the required cache lines which needs to be
read when handling e.g. CLOCK_MONOTONIC_RAW, because the data spawns an
extra cache line if the previous data does not end at a cache line
boundary.
Therefore make struct vdso_time_data cacheline aligned.
Signed-off-by: Anna-Maria Behnsen <anna-maria@linutronix.de>
Signed-off-by: Nam Cao <namcao@linutronix.de>
Signed-off-by: Thomas Weißschuh <thomas.weissschuh@linutronix.de>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Link: https://lore.kernel.org/all/20250303-vdso-clock-v1-3-c1b5c69a166f@linutronix.de
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions