summaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorGrygorii Strashko <grygorii.strashko@ti.com>2020-03-03 19:00:27 +0300
committerKishon Vijay Abraham I <kishon@ti.com>2020-03-20 17:04:29 +0300
commitd9aa91dfb2da59c1f22887013a1cec32a6f9fcec (patch)
tree75686dc3e87a7d145729f73c57e4e25907dba3a8 /scripts/generate_rust_analyzer.py
parent74e29703a78c120cd129e2b49ac8213713d2648c (diff)
downloadlinux-d9aa91dfb2da59c1f22887013a1cec32a6f9fcec.tar.xz
phy: ti: gmii-sel: add support for am654x/j721e soc
TI AM654x/J721E SoCs have the same PHY interface selection mechanism for CPSWx subsystem as TI SoCs (AM3/4/5/DRA7), but registers and bit-fields placement is different. This patch adds corresponding support for TI AM654x/J721E SoCs PHY interface selection. Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions