summaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/timerlist.py
diff options
context:
space:
mode:
authorValentina Fernandez <valentina.fernandezalanis@microchip.com>2025-09-08 14:57:30 +0300
committerConor Dooley <conor.dooley@microchip.com>2025-09-09 22:48:15 +0300
commit02428682b2eb5ff1669e256f8f94ee1511d22ee1 (patch)
tree2d8dc9cfbf40d39b0082497d9c6b460c940eb650 /scripts/gdb/linux/timerlist.py
parent2775e87c343c0e355512849dd7364b6c09f4f73d (diff)
downloadlinux-02428682b2eb5ff1669e256f8f94ee1511d22ee1.tar.xz
riscv: dts: microchip: rename icicle kit ccc clock and other minor fixes
Rename the Clock Conditioning Circuit (CCC) reference clock to match the fixed clock bindings naming recommendation. Update the reserved memory regions in the Icicle Kit common dtsi to use lowercase hex and drop the redundant status properties from the memory regions, as they are not required. Signed-off-by: Valentina Fernandez <valentina.fernandezalanis@microchip.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'scripts/gdb/linux/timerlist.py')
0 files changed, 0 insertions, 0 deletions