summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorMidgy BALON <midgy971@gmail.com>2026-03-27 12:11:28 +0300
committerHeiko Stuebner <heiko@sntech.de>2026-04-27 15:07:45 +0300
commit8df9160f6a50dbdae8ec287d429efc9d2d9001bd (patch)
tree7c708188dfa4ba92abbde0190678f7425b8c0471 /include
parente4f7054e819eece6fd83072ff2dcefc7a36224c0 (diff)
downloadlinux-8df9160f6a50dbdae8ec287d429efc9d2d9001bd.tar.xz
arm64: dts: rockchip: rock-3b: Model PI6C20100 as gated-fixed-clock
The Radxa ROCK 3B uses a PI6C20100 PCIe reference clock buffer to provide a 100MHz reference clock to the PCIe 3.0 PHY and controllers. This chip is currently modeled only as a fixed regulator (vcc3v3_pi6c_03), with no clock output representation. The PI6C20100 is a clock generator, not a power supply. Model it properly as a gated-fixed-clock, following the pattern established for the Rock 5 ITX and other boards with similar PCIe clock buffer chips. The gated-fixed-clock node references the regulator as its vdd-supply, allowing the regulator to be enabled on demand. Remove the regulator-always-on and regulator-boot-on properties from vcc3v3_pi6c_03 since the clock framework will manage the regulator lifecycle via vdd-supply. The pcie3x2 node is updated to include the pipe and reference clocks, matching the approach used in rk3588-rock-5-itx.dts. Assisted-by: Claude:claude-3-opus Signed-off-by: Midgy BALON <midgy971@gmail.com> Link: https://patch.msgid.link/20260327091128.2458-1-midgy971@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions