summaryrefslogtreecommitdiff
path: root/drivers/memory/tegra/tegra210-emc-table.c
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2019-05-29 11:21:37 +0300
committerThierry Reding <treding@nvidia.com>2020-06-22 14:54:57 +0300
commit9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385 (patch)
treecce76f8a926775b378c388b6ad5dc1ac87cdd1cf /drivers/memory/tegra/tegra210-emc-table.c
parent10de21148f7d28c9e918aaee7cede74a7d506e24 (diff)
downloadlinux-9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385.tar.xz
memory: tegra: Add EMC scaling sequence code for Tegra210
This patch includes the sequence for clock tuning and the dynamic training mechanism for the clock above 800MHz. And historically there have been different sequences to change the EMC clock. The sequence to be used is specified in the EMC table. However, for the currently supported upstreaming platform, only the most recent sequence is used. So only support that in this patch. Based on the work of Peter De Schrijver <pdeschrijver@nvidia.com>. Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/memory/tegra/tegra210-emc-table.c')
0 files changed, 0 insertions, 0 deletions