diff options
| author | Dmitry Torokhov <dmitry.torokhov@gmail.com> | 2022-10-10 08:30:23 +0300 | 
|---|---|---|
| committer | Dmitry Torokhov <dmitry.torokhov@gmail.com> | 2022-10-10 08:30:23 +0300 | 
| commit | 5f8f8574c7f5585b09a9623f0f13462e4eb67b4d (patch) | |
| tree | 8f1d5e88bf9604a9e39fbcce0e37b3d8cee451bb /drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h | |
| parent | e62563db857f81d75c5726a35bc0180bed6d1540 (diff) | |
| parent | fe5b6aaef72a0f7daa06e7960e0bee45c2984e41 (diff) | |
| download | linux-5f8f8574c7f5585b09a9623f0f13462e4eb67b4d.tar.xz | |
Merge branch 'next' into for-linus
Prepare input updates for 6.1 merge window.
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h')
| -rw-r--r-- | drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h | 20 | 
1 files changed, 20 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h index f510b6aa82ab..ebed3f5226db 100644 --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.h @@ -266,6 +266,21 @@ struct rlc_firmware_header_v2_3 {      uint32_t rlcv_ucode_offset_bytes;  }; +/* version_major=2, version_minor=4 */ +struct rlc_firmware_header_v2_4 { +    struct rlc_firmware_header_v2_3 v2_3; +    uint32_t global_tap_delays_ucode_size_bytes; +    uint32_t global_tap_delays_ucode_offset_bytes; +    uint32_t se0_tap_delays_ucode_size_bytes; +    uint32_t se0_tap_delays_ucode_offset_bytes; +    uint32_t se1_tap_delays_ucode_size_bytes; +    uint32_t se1_tap_delays_ucode_offset_bytes; +    uint32_t se2_tap_delays_ucode_size_bytes; +    uint32_t se2_tap_delays_ucode_offset_bytes; +    uint32_t se3_tap_delays_ucode_size_bytes; +    uint32_t se3_tap_delays_ucode_offset_bytes; +}; +  /* version_major=1, version_minor=0 */  struct sdma_firmware_header_v1_0 {  	struct common_firmware_header header; @@ -426,6 +441,11 @@ enum AMDGPU_UCODE_ID {  	AMDGPU_UCODE_ID_CP_MES1_DATA,  	AMDGPU_UCODE_ID_IMU_I,  	AMDGPU_UCODE_ID_IMU_D, +	AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS, +	AMDGPU_UCODE_ID_SE0_TAP_DELAYS, +	AMDGPU_UCODE_ID_SE1_TAP_DELAYS, +	AMDGPU_UCODE_ID_SE2_TAP_DELAYS, +	AMDGPU_UCODE_ID_SE3_TAP_DELAYS,  	AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL,  	AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM,  	AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM,  | 
