summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c
diff options
context:
space:
mode:
authorJohn Madieu <john.madieu.xa@bp.renesas.com>2025-02-27 15:24:38 +0300
committerGeert Uytterhoeven <geert+renesas@glider.be>2025-03-06 18:39:31 +0300
commite1a098330ef0555ad216e549a018d99aee7752c1 (patch)
treed645c3845a90e5655a3e512ff9f6840f52ca26e6 /drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c
parent69ac2acd209a15bd7a61a15c9532a5b505252e1c (diff)
downloadlinux-e1a098330ef0555ad216e549a018d99aee7752c1.tar.xz
clk: renesas: r9a09g047: Add clock and reset signals for the TSU IP
Add required clocks and resets signals for the TSU IP available on the Renesas RZ/G3E SoC Signed-off-by: John Madieu <john.madieu.xa@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250227122453.30480-3-john.madieu.xa@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c')
0 files changed, 0 insertions, 0 deletions