diff options
| author | Josue Albarran <j-albarran@ti.com> | 2017-07-28 23:49:14 +0300 |
|---|---|---|
| committer | Joerg Roedel <jroedel@suse.de> | 2017-08-04 12:59:29 +0300 |
| commit | bfee0cf0ee1da0010b97ba88ed241d6f7bed3e7a (patch) | |
| tree | 0eed00b75a37beb44c45082c9622db2de318271f /drivers/gpio/gpio-ml-ioh.c | |
| parent | 159d3e35da3b6ff36b9077a8719bcac215155771 (diff) | |
| download | linux-bfee0cf0ee1da0010b97ba88ed241d6f7bed3e7a.tar.xz | |
iommu/omap: Use DMA-API for performing cache flushes
The OMAP IOMMU driver was using ARM assembly code directly for
flushing the MMU page table entries from the caches. This caused
MMU faults on OMAP4 (Cortex-A9 based SoCs) as L2 caches were not
handled due to the presence of a PL310 L2 Cache Controller. These
faults were however not seen on OMAP5/DRA7 SoCs (Cortex-A15 based
SoCs).
The OMAP IOMMU driver is adapted to use the DMA Streaming API
instead now to flush the page table/directory table entries from
the CPU caches. This ensures that the devices always see the
updated page table entries. The outer caches are now addressed
automatically with the usage of the DMA API.
Signed-off-by: Josue Albarran <j-albarran@ti.com>
Acked-by: Suman Anna <s-anna@ti.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>
Diffstat (limited to 'drivers/gpio/gpio-ml-ioh.c')
0 files changed, 0 insertions, 0 deletions