diff options
author | Matt Redfearn <matt.redfearn@imgtec.com> | 2016-09-07 12:45:15 +0300 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2016-10-04 17:13:57 +0300 |
commit | 90b084b1bc7ebde5379017c29ae617fcc4ccd557 (patch) | |
tree | a3df59f05a5633a374c5dc5021ea80cfdfd86744 /arch/mips/include/asm/pm-cps.h | |
parent | 85e540be7549c8eda90f056d30534be8f58777a7 (diff) | |
download | linux-90b084b1bc7ebde5379017c29ae617fcc4ccd557.tar.xz |
MIPS: pm-cps: Use MIPS standard completion barrier
SYNC type 0 is defined in the MIPS architecture as a completion barrier
where all loads/stores in the pipeline before the sync instruction must
complete before any loads/stores subsequent to the sync instruction.
In places where we require loads / stores be globally completed, use the
standard completion sync stype.
Signed-off-by: Matt Redfearn <matt.redfearn@imgtec.com>
Reviewed-by: Paul Burton <paul.burton@imgtec.com>
Cc: Adam Buchbinder <adam.buchbinder@gmail.com>
Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
Cc: Andrew Morton <akpm@linux-foundation.org>
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/14224/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/include/asm/pm-cps.h')
0 files changed, 0 insertions, 0 deletions