summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndré Draszik <andre.draszik@linaro.org>2024-12-03 15:40:28 +0300
committerKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>2024-12-29 12:58:23 +0300
commit817473b6ddaf9eb5f2bc7d6dce9fa13a921477a0 (patch)
tree10f8e1c66729faf23e4287aedd384b3081288d8c
parentddbf40d8ce4a6b35821d0a0453370ec1422d915b (diff)
downloadlinux-817473b6ddaf9eb5f2bc7d6dce9fa13a921477a0.tar.xz
arm64: dts: exynos: gs101-oriole: add pd-disable and typec-power-opmode
When the serial console is enabled, we need to disable power delivery since serial uses the SBU1/2 pins and appears to confuse the TCPCI, resulting in endless interrupts. For now, change the DT such that the serial console continues working. Note1: We can not have both typec-power-opmode and new-source-frs-typec-current active at the same time, as otherwise DT binding checks complain. Note2: When using a downstream DT, the Pixel boot-loader will modify the DT accordingly before boot, but for this upstream DT it doesn't know where to find the TCPCI node. The intention is for this commit to be reverted once an updated Pixel boot-loader becomes available. Signed-off-by: André Draszik <andre.draszik@linaro.org> Link: https://lore.kernel.org/r/20241203-gs101-phy-lanes-orientation-dts-v2-5-1412783a6b01@linaro.org Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-rw-r--r--arch/arm64/boot/dts/exynos/google/gs101-oriole.dts7
1 files changed, 6 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts b/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts
index a5cbf1e10c7b..e58881c61d53 100644
--- a/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts
+++ b/arch/arm64/boot/dts/exynos/google/gs101-oriole.dts
@@ -107,7 +107,6 @@
self-powered;
try-power-role = "sink";
op-sink-microwatt = <2600000>;
- new-source-frs-typec-current = <FRS_5V_1P5A>;
slow-charger-loop;
/*
* max77759 operating in reverse boost mode (0xA) can
@@ -146,6 +145,12 @@
0, 0, 0x18d1)
VDO_CERT(0x0)
VDO_PRODUCT(0x4ee1, 0x0)>;
+ /*
+ * Until bootloader is updated to set those two when
+ * console is enabled, we disable PD here.
+ */
+ pd-disable;
+ typec-power-opmode = "default";
ports {
#address-cells = <1>;