summaryrefslogtreecommitdiff
path: root/BaseTools/Source/Python/Workspace/DscBuildData.py
diff options
context:
space:
mode:
authorlevi.yun <yeoreum.yun@arm.com>2025-06-04 11:59:11 +0300
committermergify[bot] <37929162+mergify[bot]@users.noreply.github.com>2025-06-06 14:05:53 +0300
commitcce084eb45b779eff05a424b078fe03bdd72dddc (patch)
tree2a73bf22b1da58fd429abe123d74fbb02237fff3 /BaseTools/Source/Python/Workspace/DscBuildData.py
parent215ed375d998b779cece5448dfaa56469b635bc3 (diff)
downloadedk2-cce084eb45b779eff05a424b078fe03bdd72dddc.tar.xz
ArmPkg/Include: fix usage of wrong macro in ArmGicv3Dxe
To get a SPI_MAX_INTID, interrupt controller type Register should be masked with ARM_GIC_ICDICTR_GET_SPI_RANGE. However, since ARM_GIC_ICDICTR_SPI_RANGE_TO_MAX_INTID macro uses ARM_GIC_ICDICTR_GET_EXT_SPI_RANGE mask, it returns wrong SPI_MAX_INITID. This makes a failure of loading GenericWatchDog in FVP RevC model. Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com> Fixes: d6d2f68e3801 ("ArmPkg/Drivers/ArmGicDxe: ...")
Diffstat (limited to 'BaseTools/Source/Python/Workspace/DscBuildData.py')
0 files changed, 0 insertions, 0 deletions