summaryrefslogtreecommitdiff
path: root/BaseTools/Source/Python/Table/TableDec.py
diff options
context:
space:
mode:
authorZhichao Gao <zhichao.gao@intel.com>2019-03-22 06:07:17 +0300
committerLiming Gao <liming.gao@intel.com>2019-04-02 07:49:03 +0300
commita89fd3a359b868e619355dbeda14ac4104b467a6 (patch)
tree6cfa7033d791dd889bcf0d69ee113541b2319f82 /BaseTools/Source/Python/Table/TableDec.py
parentb02873340b2de5c2fe8325d22214cd3a5b21c5e5 (diff)
downloadedk2-a89fd3a359b868e619355dbeda14ac4104b467a6.tar.xz
MdeModulePkg/CapsuleRuntimeDxe: Add cache flush for IA32 and X64
BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=1462 The IA32 and X64 ARCH need cache flush function during capsule update. And the cache flush is already implemented in arm ARCH, so add this function CapsuleCacheWriteBack() to IA32 and X64 ARCH. And add a null version for EBC. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Zhichao Gao <zhichao.gao@intel.com> Cc: Jian J Wang <jian.j.wang@intel.com> Cc: Hao Wu <hao.a.wu@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Star Zeng <star.zeng@intel.com> Cc: Liming Gao <liming.gao@intel.com> Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Liming Gao <liming.gao@intel.com>
Diffstat (limited to 'BaseTools/Source/Python/Table/TableDec.py')
0 files changed, 0 insertions, 0 deletions