summaryrefslogtreecommitdiff
path: root/BaseTools/Source/Python/Common/InfClassObject.py
diff options
context:
space:
mode:
authorHeyi Guo <heyi.guo@linaro.org>2018-02-28 05:19:28 +0300
committerArd Biesheuvel <ard.biesheuvel@linaro.org>2018-03-15 11:25:56 +0300
commit6a9e59a1bc40603fa8d9b25a406ea9bd5fe63915 (patch)
tree5141ae7d69223c330fb0d6dfc2d392ea961b0826 /BaseTools/Source/Python/Common/InfClassObject.py
parentac9b530e6b47c0957345e421b618d8bdd2bf21cf (diff)
downloadedk2-6a9e59a1bc40603fa8d9b25a406ea9bd5fe63915.tar.xz
CorebootPayloadPkg/PciHostBridgeLib: clear aperture vars for (re)init
Use ZeroMem() to initialize (or re-initialize) all fields in temporary PCI_ROOT_BRIDGE_APERTURE variables to zero. This is not mandatory but helpful for future extension: when we add new fields to PCI_ROOT_BRIDGE_APERTURE and the default value of these fields can safely be zero, this code will not suffer from an additional change. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Heyi Guo <heyi.guo@linaro.org> Signed-off-by: Yi Li <phoenix.liyi@huawei.com> Reviewed-by: Ni Ruiyu <ruiyu.ni@intel.com> Reviewed-by: Benjamin You <benjamin.you@intel.com> Reviewed-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Diffstat (limited to 'BaseTools/Source/Python/Common/InfClassObject.py')
0 files changed, 0 insertions, 0 deletions