summaryrefslogtreecommitdiff
path: root/Silicon/ARM
AgeCommit message (Expand)AuthorFilesLines
2024-05-29Silicon/ARM/NeoverseN1Soc: NOR flash library for N1Sdpsahil3-0/+117
2024-05-29Silicon/ARM/NeoverseN1Soc: Enable SCP QSPI flash regionsahil2-1/+14
2024-03-04Silicon/ARM/NeoverseN1Soc: Consume N1SdpNtFwConfigPei supplied datasahil3-13/+28
2024-03-04Silicon/ARM/NeoverseN1Soc: Add N1SdpNtFwConfigPei PEI modulesahil3-0/+179
2024-03-04Silicon/ARM/NeoverseN1Soc: Extract NT_FW_CONFIG address passed by TF-Asahil5-7/+26
2023-05-02Silicon/ARM/NeoverseN1Soc: Fix RemoteDdrSize castsahil1-1/+1
2022-12-13Silicon/ARM/NeoverseN1Soc: Update CCIX PNP IDsahil1-2/+2
2022-01-24Silicon/ARM/NeoverseN1Soc: Remove PciExpressLib use PciSegmentLib insteadKhasim Syed Mohammed2-1645/+0
2022-01-24Silicon/ARM/NeoverseN1Soc: Add CCIX root complex supportKhasim Syed Mohammed2-6/+76
2022-01-24Silicon/ARM/NeoverseN1Soc: Update PCDs to support multiple PCI root portsKhasim Syed Mohammed3-29/+40
2022-01-24Silicon/ARM/NeoverseN1Soc: Port PCI Segment LibraryKhasim Syed Mohammed2-0/+1660
2021-11-08Silicon/ARM/NeoverseN1Soc: Define new PCDs and configure memory mapKhasim Syed Mohammed3-22/+125
2021-11-08Silicon/ARM/NeoverseN1Soc: Fix missing function documentationKhasim Syed Mohammed1-5/+41
2020-07-24Silicon/ARM/N1SoC: Implement the PciHostBridgeLib libraryDeepak Pandey5-1/+286
2020-07-24Silicon/ARM/N1SoC: Implement Neoverse N1 SoC specific PciExpressLibDeepak Pandey3-0/+1649
2020-07-24Silicon/ARM/N1SoC: Add platform library implementationDeepak Pandey6-0/+412
generated by cgit v1.2.3 (git 2.39.0) at 2026-10-01 00:57:42 +0300