summaryrefslogtreecommitdiff
path: root/Silicon/AMD/Styx/Drivers
AgeCommit message (Expand)AuthorFilesLines
2024-06-21Platform,Silicon: drop redundant uses of PcdArmArchTimerFreqInHzLeif Lindholm1-1/+0
2022-07-29Silicon/AMD/Styx: Update for IORT revision macro renamingSami Mujawar1-1/+1
2022-01-30Silicon/AMD: Update Styx code to work with changes ARM_CORE_INFO structRebecca Cran2-6/+5
2021-01-08Platform/AMD/Styx: remove unused RP0 deviceArd Biesheuvel1-9/+0
2021-01-08Platform/AMD/Styx: implement PCIe _DSM #5 to preserve boot allocationsArd Biesheuvel1-80/+2
2021-01-08Platform/AMD/Styx: simplify PCIe root bus MMIO resourcesArd Biesheuvel1-65/+2
2020-11-26Silicon/AMD: update Styx to use PcdSet*S APIsLeif Lindholm1-4/+7
2020-01-17Silicon/AMD/StyxSpiFvDxe: declare missing GUID dependencyArd Biesheuvel1-0/+3
2019-12-09Silicon/AMD/Styx/PlatInitPei: ignore bogus MAC addresses provided by the SCPArd Biesheuvel1-4/+11
2019-12-09Silicon/AMD/Styx: add some more stream IDs for SATA0 to the IORTArd Biesheuvel1-1/+4
2019-11-28Silicon/AMD/Styx: clean up stream ID mappings for SMMUArd Biesheuvel2-100/+18
2019-05-18Silicon/AMD: Replace BSD License with BSD+Patent LicenseMichael D Kinney29-203/+29
2019-02-20Silicon/AMD/Styx/Drivers/AcpiPlatformDxe: use correct object ref in DBG2Ard Biesheuvel1-2/+2
2018-12-13Silicon/AMD/Styx/AcpiPlatformDxe: disable KCS on pre-B1 siliconArd Biesheuvel1-1/+2
2018-12-13Silicon/AMD/Styx/AcpiPlatformDxe: move IPMI/KCS device into separate SSDTArd Biesheuvel4-25/+54
2018-12-13Silicon/AMD/Styx/PlatInitPei: replace XGBE CPP conditional with PCDArd Biesheuvel2-22/+22
2018-12-13Silicon/AMD/Styx/AcpiPlatformDxe: replace XGBE CPP conditional with PCDArd Biesheuvel2-9/+5
2018-12-13Silicon/AMD/Styx/Iort: drop conditionally included XGBE nodesArd Biesheuvel1-8/+0
2018-12-11Silicon/Styx: get rid of NUM_CORES preprocessor define on command lineArd Biesheuvel3-0/+6
2018-12-11Silicon/Styx: drop ARM_CPU_AARCH64 defineArd Biesheuvel1-4/+0
2018-12-11Platform/AMD/OverdriveBoard: fix byte order of default MAC addressesArd Biesheuvel2-15/+18
2018-12-11Silicon/Styx/AcpiPlatformDxe: simplify MADT generation logicArd Biesheuvel5-335/+172
2018-12-11Silicon/AMD/Styx: merge ACPI table driversArd Biesheuvel12-67/+1669
2018-12-11Silicon/AMD/Styx: emit DSDT as aml directlyArd Biesheuvel3-1/+638
2018-12-11Silicon/AMD/Styx: move XGBE declarations to separate SSDT tableArd Biesheuvel3-0/+214
2018-12-11Silicon/AMD/Styx: move B1 revision peripherals to separate SSDT tableArd Biesheuvel3-8/+147
2018-12-11Silicon/AMD/Styx: move SOC version macros to common headerArd Biesheuvel1-5/+2
2018-05-22Silicon/AMD/Styx: make ISCP dependency unconditionalArd Biesheuvel4-108/+54
2018-05-22Silicon/AMD/Styx: remove support for the ACPI parking protocolArd Biesheuvel1-21/+0
2018-05-22Silicon/AMD/Styx: remove MpBootDxe driverArd Biesheuvel3-310/+0
2018-05-22Silicon/AMD/Styx: make ARM-TF and PSCI dependencies unconditionalArd Biesheuvel3-77/+0
2018-04-16Silicon/AMD/Styx: add PPTT ACPI tableArd Biesheuvel1-1/+2
2017-08-21Silicon/AMD/Styx: Use PcdSataPortMode properly for two controllersAlan Ott1-2/+7
2017-08-21Silicon/AMD/Styx: Make PcdSataPortMode 32 bitsAlan Ott1-2/+2
2017-08-03Platform,Silicon: import AMD Styx SoC support and platformsLeif Lindholm18-0/+3405