1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
|
/** @file
Copyright (c) 2024, Intel Corporation. All rights reserved.<BR>
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright notice, this
list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright notice, this
list of conditions and the following disclaimer in the documentation and/or
other materials provided with the distribution.
* Neither the name of Intel Corporation nor the names of its contributors may
be used to endorse or promote products derived from this software without
specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE POSSIBILITY OF SUCH DAMAGE.
This file is automatically generated. Please do NOT modify !!!
**/
#ifndef _FSP_EXT_SYSTEM_MEMORY_MAP_HOB_H_
#define _FSP_EXT_SYSTEM_MEMORY_MAP_HOB_H_
#include "FspGlobals.h"
#define FSP_EXT_SYSTEM_MEMORY_MAP_HOB_GUID { 0xDF310DE8, 0x579F, 0x419C, { 0xB6, 0xAB, 0x4D, 0x4B, 0xE7, 0xCA, 0xB0, 0x83 } }
#pragma pack(1)
typedef struct FspDimmDevice {
UINT8 Present;
BOOLEAN Enabled;
UINT8 DramIoWidth; // Actual DRAM IO Width (4, 8, 16)
UINT8 NumRanks; // Number of ranks on dimm
UINT8 NumPackageRanks; // Number of Package ranks on dimm
// For DDR5 NumRanks and NumPackageRanks same
// For MRDIMM NumRanks and NumPackageRanks may differ
UINT8 ActKeyByte2; // Actual module type reported by SPD
UINT16 DimmSize;
UINT16 VendorID;
UINT16 DeviceID;
UINT16 RevisionID;
UINT8 SerialNumber[FSP_DIMM_MAX_SERIALNUMBER_LEN]; // Serial Number
UINT8 PartNumber[FSP_DIMM_MAX_PARTNUMBER_LEN]; // Part Number
UINT16 SubsystemVendorID;
UINT16 SubsystemDeviceID;
UINT16 SubsystemRevisionID;
UINT16 FisVersion; // Firmware Interface Specification version
INT32 CommonTck;
UINT16 SpdRegVen; // Register Vendor ID in SPD
UINT8 DataWidth;
} FSP_EXT_DIMM_DEVICE;
typedef struct FspExtMemoryDimmDeviceInfo {
UINT8 Count;
FSP_EXT_DIMM_DEVICE Dimms[FSP_MAX_DIMM];
} FSP_EXT_DIMM_DEVICE_INFO;
typedef struct FspMemoryChannelDevice {
UINT8 Enabled; // 0 = channel disabled, 1 = channel enabled
UINT8 Features; // Bit mask of features to enable or disable
UINT8 MaxDimm; // Number of DIMM
UINT8 ChFailed;
UINT8 NgnChFailed;
UINT8 Is4BitEccDimmPresent; // 4-bit Ecc dimm present indicator
UINT8 DdrPopulationMap; // Bitmap to indicate location of DDR DIMMs within the channel memory slots (BIT0: Ch.D0, BIT1: CH.D1)
UINT8 PmemPopulationMap; // Bitmap to indicate location of PMem modules within the channel memory slots (BIT0: Ch.D0, BIT1: CH.D1)
FSP_EXT_DIMM_DEVICE_INFO DimmInfo;
} FSP_EXT_MEMORY_CHANNEL_DEVICE;
typedef struct FspMemoryController {
UINT8 ImcEnabled;
UINT32 MemSize;
} FSP_EXT_MEMORY_CONTROLLER;
typedef struct FspExtMemoryChannelDeviceInfo {
UINT8 Count;
FSP_EXT_MEMORY_CHANNEL_DEVICE Devices[FSP_MAX_CH];
} FSP_EXT_MEMORY_CHANNEL_DEVICE_INFO;
typedef struct FspExtMemoryControllerInfo {
UINT8 Count;
UINT8 NumChPerMC;
FSP_EXT_MEMORY_CONTROLLER MemControllers[FSP_MAX_IMC];
} FSP_EXT_MEMORY_CONTROLLER_INFO;
typedef struct FspMemoryMapSocket {
UINT8 SocketEnabled;
UINT32 IioStackBitmap;
UINT32 SktTotMemMapSPA; // Total memory mapped to SPA
FSP_EXT_MEMORY_CONTROLLER_INFO MemoryControllerInfo;
FSP_EXT_MEMORY_CHANNEL_DEVICE_INFO MemoryChannelDeviceInfo;
} FSP_EXT_MEMORY_MAP_SOCKET;
typedef struct FspExtMemMapSocketInfo {
UINT8 Count;
FSP_EXT_MEMORY_MAP_SOCKET Sockets[FSP_MAX_SOCKET];
} FSP_EXT_MEMORY_MAP_SOCKET_INFO;
typedef struct FspMemoryMapElement {
UINT16 Type; // Type of this memory element; Bit0: 1LM Bit1: 2LM Bit2: PMEM Bit3: PMEM-cache Bit4: BLK Window Bit5: CSR/Mailbox/Ctrl region
UINT8 NodeId; // Node ID of the HA Owning the memory
UINT8 SocketId; // Socket Id of socket that has his memory - ONLY IN NUMA
UINT8 ClusterId; // Logical cluster Id of SNC cluster - only 0 in UMA clustering and all2all
UINT32 BaseAddress; // Base Address of the element in 64MB chunks
UINT32 ElementSize; // Size of this memory element in 64MB chunks
} FSP_EXT_MEMORY_MAP_ELEMENT;
typedef struct FspExtMemMapElementInfo {
UINT8 Count;
FSP_EXT_MEMORY_MAP_ELEMENT Elements[FSP_MAX_MEMORY_MAP_ELEMENTS];
} FSP_EXT_MEMORY_MAP_ELEMENT_INFO;
typedef struct FspExtRasInfo {
UINT8 SystemRasType;
UINT8 RasModesEnabled; // RAS modes that are enabled
UINT16 ExRasModesEnabled; // Extended RAS modes that are enabled
} FSP_EXT_RAS_INFO;
typedef struct FspExtMemoryConfigurationInfo {
UINT32 LowMemBase; // Mem base in 64MB units for below 4GB mem.
UINT32 LowMemSize; // Mem size in 64MB units for below 4GB mem.
UINT32 HighMemBase; // Mem base in 64MB units for above 4GB mem.
UINT32 HighMemSize; // Mem size in 64MB units for above 4GB mem.
UINT32 MmiohBase; // MMIOH base in 64MB granularity
UINT32 MemSize; // Total physical memory size
UINT16 MemFreq;
UINT8 MemMode; // 0 - Independent, 1 - Lockstep
UINT8 VolMemMode; // 0 - 1LM, 1 - 2LM
UINT16 DramType;
UINT8 DdrVoltage; // Mem Frequency
UINT8 ErrorCorrectionType;
} FSP_EXT_MEMORY_CONFIGURATION_INFO;
typedef struct FspExtSystemMemoryMapData {
FSP_EXT_MEMORY_CONFIGURATION_INFO MemoryConfigurationInfo;
FSP_EXT_RAS_INFO RasInfo;
FSP_EXT_MEMORY_MAP_ELEMENT_INFO MemoryMapElementInfo;
FSP_EXT_MEMORY_MAP_SOCKET_INFO MemoryMapSocketInfo;
} FSP_EXT_SYSTEM_MEMORY_MAP_DATA;
typedef struct FspExtSystemMemoryMapDataHob{
FSP_EXT_HEADER Header;
FSP_EXT_SYSTEM_MEMORY_MAP_DATA Data;
} FSP_EXT_SYSTEM_MEMORY_MAP_HOB;
#pragma pack()
#endif // _FSP_EXT_SYSTEM_MEMORY_MAP_HOB_H_
|
