summaryrefslogtreecommitdiff
path: root/services
AgeCommit message (Collapse)AuthorFilesLines
2019-12-05Change mdrv2 to match upstream dimm propertiesCheng C Yang2-21/+34
According to the commit change e59bc11535c21ca8134bc390403dc085d015837e in phosphor-dbus-interface, update mdrv2 to match the new dimm properties. Tested: Redfish can show correct DIMM information. Change-Id: I0727a195a988cbeae7d5706ae080c739617302ee Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-12-05Change mdrv1 to match upstream dimm propertiesCheng C Yang2-21/+34
According to the commit change e59bc11535c21ca8134bc390403dc085d015837 in phosphor-dbus-interface, update mdrv1 to match the new dimm properties. Tested: Redfish can show correct DIMM information. Change-Id: I93f68755d2b8d1f8b3cfbb0ffa037da41915b407 Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-11-06Add the NVME region in smbios V1 tableYong Li3-9/+23
The regions defined in eps is from 1 to 5, needs to add NVME as the region 5, to align with the bmc region read command. Tested: ipmitool raw 0x3e 0x23 0x05 0x1 0x00 0x00 smbios-mdrv1.service does not restart Change-Id: I2c4fcf8746ef9b5e00ffc538f569b5714190bd44 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2019-10-23Use properties in Asset for MDR V1Cheng C Yang3-17/+26
Use partNumber, SerialNumber and Manufacturer in Inventory/Decorator/Asset instead of Inventory/Item/Dimm for MDR V1 Tested: In https://BMC_IP/redfish/v1/Systems/system/Memory/dimm2 PartNumber, SerialNumber and Manufacturer should show as { "@odata.context": "/redfish/v1/$metadata#Memory.Memory", @odata.id": "/redfish/v1/Systems/system/Memory/dimm2", "@odata.type": "#Memory.v1_6_0.Memory", "CapacityMiB": 16384, "DataWidthBits": 64, "Id": "dimm2", "Manufacturer": "Samsung", "MemoryDeviceType": "DDR4", "MemoryType": "DRAM", "Name": "DIMM Slot", "PartNumber": "M393A2G40DB0-CPB ", "SerialNumber": "0209718C", "Status": { "Health": "OK", "State": "Enabled" } Change-Id: I647a6faddeed80f2fd0b9f432b68d1e08c123af9 Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-10-16Fix Redfish Validator IssuesCheng C Yang4-8/+69
D-Bus properties of CPU and UUID is incorrect which will make Redfish Service Validator reprot error. Tested: Run Redfish Service Validator, the result should be "Validation has succeeded." Change-Id: I03abb199c2f2c2b86715b599c9ffbfcf3a31e73f Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-10-11Use the properties in Inventory AssetCheng C Yang2-17/+24
Use partNumber, SerialNumber and Manufacturer in Inventory/Decorator/Asset instead of Inventory/Item/Dimm Tested: In https://BMC_IP/redfish/v1/Systems/system/Memory/dimm2 PartNumber, SerialNumber and Manufacturer should show as { "@odata.context": "/redfish/v1/$metadata#Memory.Memory", "@odata.id": "/redfish/v1/Systems/system/Memory/dimm2", "@odata.type": "#Memory.v1_6_0.Memory", "CapacityMiB": 16384, "DataWidthBits": 64, "Id": "dimm2", "Manufacturer": "Samsung", "MemoryDeviceType": "DDR4", "MemoryType": "DRAM", "Name": "DIMM Slot", "PartNumber": "M393A2G40DB0-CPB ", "SerialNumber": "0209718C", "Status": { "Health": "OK", "State": "Enabled" } Change-Id: I029bf90f99999943d48ddeb94e7dc955e410c928 Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-10-10Fix mdrv1 build failure issue.Cheng C Yang1-1/+0
Tested: devtool build smbios-mdrv1, build will pass with no error. Change-Id: I7628150309a9a920d91884acb86bed35713716fc Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-09-02Static code analysis scan issue fixChen,Yugang3-0/+15
Fix the issues found during code static scan Tested: test in board, BMC can get SMBIOS data. Change-Id: Ib4cd8e86251d5c2c10ce8a4968fb49db20e1bf1e Signed-off-by: Chen,Yugang <yugang.chen@linux.intel.com>
2019-08-08Merge "Add object manager interface to SMBIOS path"Yang, Cheng C2-2/+5
2019-08-08Add object manager interface to SMBIOS pathCheng C Yang2-2/+5
Fix the problem that object-mapper cannot get subtree from SMBIOS MDRv2. Object-mapper unable to query the SMBIOS objects and unable to get InterfacesAdded / Removed signal as ObjectManager interface was not present. Adding SMBIOS path to sdbusplus object manager. Tested: First time BMC start, there is no smbios table stored in BMC. Power on host, after BIOS post, without any BMC reset, redfish can show CPU, DIMM and UUID information. Change-Id: I938dbda77efd05b17d1a513f438419dc5f5518fd Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-07-26Merge "Fix UUID Disappear Issue"Yang, Cheng C1-0/+1
2019-07-25Fix UUID Disappear IssueCheng C Yang1-0/+1
UUID in D-Bus interface in SMBIOS MDR V2 will disappear after DC cycle, fix the issue. Tested: Check redfish interface https://ip/redfish/v1/Systems/system UUID shows like "UUID": "ffffffff-ffff-ffffffff-ffffffffffff" Then do a DC cycle, after DC cycle, the UUID in redfish interface is still "UUID": "ffffffff-ffff-ffffffff-ffffffffffff" Change-Id: I9437a9300f200bf7741a4d4a67180aa28d649332 Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-07-23Fix NO UUID issue in MDRV1Cheng C Yang5-123/+1
MDRV1 do not have UUID in smbios table, it will show "NO UUID" which will bring a issue to redfish. Remove UUID and BIOS Version from MDRV1. Tested: After DC cycle the host, MDRV1 will not show UUID and BIOS Version property anymore. Change-Id: I6db48be6c0e0c7bbaf73a9be7a3ba2c93b7c9d75 Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-07-03Fix incorrect UUID issue in MDRV2Cheng C Yang1-21/+25
SMBIOS MDRV2 show incorrect UUID, change it to correct 16bytes UUID. Tested: After DC cycle the host, MDRV2 will show UUID property like "FFFFFFFF-FFFF-FFFF-FFFF-FFFFFFFFFFFF". Check UUID in system information page in BIOS setup, the UUID in BIOS should be the same as the value in MDRV2 UUID property. Change-Id: I4aa6aa098aa83469825d61b4702ac84f09eae30f Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2019-06-28Static code analysis scan issue fixChen Yugang2-0/+9
Fix the issues found during code static scan Tested: test in board, BMC can get SMBIOS data. Change-Id: I09cfb88d29852436bc901945d5545f2f19a5531a Signed-off-by: Chen Yugang <yugang.chen@linux.intel.com>
2019-03-19Cleanup: Chassis code moved to intel-chassis-ctrlRichard Marian Thomaiyar42-2771/+0
Get rid of dead code as chassis service code in proving-ground is no longer used and moved to intel-chassis-ctrl (separate-repo) Change-Id: I4da958ce8f56625969d31339e56c3448585d0cc9 Signed-off-by: Richard Marian Thomaiyar <richard.marian.thomaiyar@linux.intel.com>
2018-12-13Link to phosphor_loggingCheng C Yang2-0/+2
Link smbios mdr v1 and v2 to phosphor_logging. Change-Id: I08c3cc8871a58ebe5b7e187423dfacd67e861ebd Signed-off-by: Cheng C Yang <cheng.c.yang@intel.com>
2018-12-07Fix build error with the latest sdbusplus variant changeYong Li2-2/+2
Enable C++ 17 and modify the code to align with the below commit: https://github.com/openbmc/sdbusplus/commit/90778b430290c9ec8c33fb77b03e2552d9dd6905 Change-Id: If405f03494f66dd9addc407e1d0b0c38f438a2c5 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-11-14Merge "Add Apache 2.0 license file"Yang, Cheng C1-0/+201
2018-11-14Merge "Add Apache 2.0 license file"Yang, Cheng C1-0/+201
2018-11-12Add Apache 2.0 license filecyang291-0/+201
Add Apache 2.0 license file for smbios v1 Change-Id: I1e6a1ea86e037841c60311ca4046367480cc3d66 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-11-12Add Apache 2.0 license filecyang291-0/+201
Add Apache 2.0 license file for smbios v2 Change-Id: Iae4d9dd73565f92697a2a225ba06320ae6d0e2ad Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-11-08Change the location of smbios tablecyang291-3/+3
Change the location of smbios table in BMC according to the same place of ipmi command. Also change default timeout. Change-Id: I1a8accbe053b9cc31994b3c246d3c2a37813411b Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-10-18Add DIMM and system dbus service for MDR V2cyang2911-23/+626
Add all DIMM information in smbios table and provide dbus interface for redfish to get DIMM information. Also add BIOS Version and System UUID dbus interface. Unit test: After enable this application and MDR V2 ipmi command lib and power on host, user can get all dimm and cpu information by commands - busctl introspect xyz.openbmc_project.Smbios.MDR_V2 /xyz/openbmc_project/inventory/system/chassis/motherboard/cpux and busctl introspect xyz.openbmc_project.Smbios.MDR_V2 /xyz/openbmc_project/inventory/system/chassis/motherboard/dimmx Change-Id: I49127b0b0e7213f65f64791957fbbcef764b54ae Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-10-17Add CPU dbus service for MDR V2cyang296-1/+552
Add all CPU information in smbios table and provide dbus interface for redfish to get CPU information. Change-Id: I86e3e4b8022e1b211e7a946bb896314b710a0df2 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-10-17Add synchronization function for MDR V2cyang294-6/+98
Add synchronization function to sync smbios dir data with BMC through dbus interface. Also add function to read smbios table from flash file to memory. Change-Id: I9e430df504acb0197d6d3288a6d7799ac428b579 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-10-16Add dbus service to support MDR V2 - part 2cyang291-0/+77
Add send and get directory function for MDR V2 ipmi command store and get data through dbus interface. Change-Id: I079c5de18bb654179a5f017f4b50a2c9a6003cc4 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-10-15Add dbus service to support MDR V2 ipmi commandcyang297-0/+663
Add send and get DataInfo function for MDR V2 ipmi command store and get data through dbus interface. Change-Id: I75513807cbd323288c5cb9359ff3710b6da96d4a Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-08-13Move smbiosapp to /usr/sbin/cyang291-1/+1
Move mbiosapp from /usr/sbin/smbiosapp to /usr/sbin/ for .service easy to use. Change-Id: Ic64b6cdc008cd7c37c72ab24c00bf41903bb5320 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-07-30Fix some SMBIOS issues base on joint testcyang293-14/+63
Fix some SMBIOS service issues base on joint test with MDRV1 command. Verify method: After power on Intel server system, all the CPU and DIMMs' dbus interface in this code can show correct informaton. And the information should match the real CPU and DIMM installed on MotherBoard. Change-Id: I0bc174df48ae0b06de58d814e14a651f56b7f761 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-07-19Push patch for smbios MDR V1 Service.cyang2918-0/+2321
DBUS interface provide: Method: RegionStatus RegionComplete RegionRead RegionWrite RegionLock Property: regionID CPU related properties DIMM related properties Change-Id: Id8c8f5753666e8a3ee78aa3d38fb1ac6a25bcc84 Signed-off-by: cyang29 <cheng.c.yang@intel.com>
2018-06-07Enable reset button.Kuiying Wang2-22/+45
handle reset button pressed signal and call reboot target. Change-Id: I02de566997a8471774d3ae976fb658e88fd1086b Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-06-06Merge "Modify the dbus object name"Feist, James2-8/+3
2018-06-05Let power button to power on both Chassis and Host at one time.Kuiying Wang1-2/+1
Use host-start target to power on both chassis and host. Change-Id: I1137181bdd91c2406eec8cb040688143d140d62a Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-06-01Modify the dbus object nameYong Li2-8/+3
The name missed the last ‘0’, it causes obmc-chassis-poweroff target cannot be finished, and the chassis status is incorrect. Since this target is waiting for xyz-openbmc_project-Chassis-Control-Chassis%i.service Change-Id: Ibea39e2fb3c8db46926faf3c13da18c833c8e8a6 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-05-22Add ID button supportYong Li6-1/+204
Using reset button as a template Change-Id: Iccdaa758e15c913271426ec5d9b27aee92468593 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-05-21Keep compatible w/ existing state manger.Kuiying Wang1-3/+4
Change-Id: I956be6089fcbc6d568c2de2b90ab3f096fff2b16 Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-05-09Modify logging output for easy debuggingYong Li3-11/+14
Must use capital string for “entry” Change-Id: I29bc7fd9ae591a7293e630c1f169dfdfcd5942c7 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-05-08[ChassisPowerControl] chassis hard power offKuiying Wang3-142/+157
Change-Id: I480c0938b95539a72289967d582db7aa8f855c1d Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-05-04Add power on/off supportYong Li12-142/+466
Implement power on/off logic by using gpio/i2c control Change-Id: Idfde9507749fe9661509e84890c1720a908fb35f Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-04-19[ChassisPowerControl]Kuiying Wang1-0/+1
add PowerControl into Chassis root CMakeLists Change-Id: Ib635ad267c228870f8589b60d31305a722d486f5 Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-04-18Remove the duplicated .hpp fileYong Li1-1/+0
This file is included in the ChassisControl.hpp already, it blocks the bitbake build Change-Id: Ie7dd7da04ae342144902172c26ba85804df70a94 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-04-17Merge "Add power control .yaml files"Mao, Andy3-1/+130
2018-04-17Merge "[ChassisPowerControl] Chassis control process is ready for powerOn ↵Mao, Andy7-1/+408
and getPowerState"
2018-04-17Add power control .yaml filesYong Li3-1/+130
Add the dbus interface define .yaml files Change-Id: I914584cf5879c0a8e37af6e6a129446f247c6603 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-04-16Implement the chassis power control service using sdbusplusYong Li13-291/+231
Implement the below service using sdbusplus, as a replacement: https://github.com/openbmc/skeleton/blob/master/op-pwrctl/power_control_obj.c Change-Id: I055b6a3f2a739de0029c068fb66d4236bf77337e Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2018-04-13[ChassisPowerControl]Kuiying Wang7-1/+408
Chassis control process is ready for powerOn and getPowerState Change-Id: Iead43fa955622a9c47a6558537756c65c8d03a80 Signed-off-by: Kuiying Wang <kuiying.wang@intel.com>
2018-04-11Implement the power/reset button monitor using sdbusplusYong Li17-0/+951
Implement the below service using sdbusplus, as a replacement: https://github.com/openbmc/skeleton/blob/master/pwrbutton/button_power_obj.c https://github.com/openbmc/skeleton/blob/master/rstbutton/button_reset_obj.c Change-Id: Ib8e4dbc6bb062b729cd012f0688b028e695795ec Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
2017-12-01Chassis/power control services based on sdbusplusYong Li9-0/+781
OPENBMC2-16 Init commit Define and export some related dbus methods Import timer class from phosphor-watchdog, used for ACPI status polling Change-Id: I50138df9e9c8bcc303b79f9d76cf8ea1a01abf66 Signed-off-by: Yong Li <yong.b.li@linux.intel.com>
generated by cgit v1.2.3 (git 2.39.0) at 2026-10-01 03:51:40 +0300