1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
|
/*******************************************************************************
*
* Copyright (c) 2015-2016 Intel Corporation. All rights reserved.
*
* This software is available to you under a choice of one of two
* licenses. You may choose to be licensed under the terms of the GNU
* General Public License (GPL) Version 2, available from the file
* COPYING in the main directory of this source tree, or the
* OpenFabrics.org BSD license below:
*
* Redistribution and use in source and binary forms, with or
* without modification, are permitted provided that the following
* conditions are met:
*
* - Redistributions of source code must retain the above
* copyright notice, this list of conditions and the following
* disclaimer.
*
* - Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials
* provided with the distribution.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
*******************************************************************************/
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/ethtool.h>
#include <linux/mii.h>
#include <linux/if_vlan.h>
#include <linux/crc32.h>
#include <linux/in.h>
#include <linux/ip.h>
#include <linux/tcp.h>
#include <linux/init.h>
#include <linux/io.h>
#include <asm/irq.h>
#include <asm/byteorder.h>
#include <net/netevent.h>
#include <net/neighbour.h>
#include "i40iw.h"
/**
* i40iw_arp_table - manage arp table
* @iwdev: iwarp device
* @ip_addr: ip address for device
* @mac_addr: mac address ptr
* @action: modify, delete or add
*/
int i40iw_arp_table(struct i40iw_device *iwdev,
u32 *ip_addr,
bool ipv4,
u8 *mac_addr,
u32 action)
{
int arp_index;
int err;
u32 ip[4];
if (ipv4) {
memset(ip, 0, sizeof(ip));
ip[0] = *ip_addr;
} else {
memcpy(ip, ip_addr, sizeof(ip));
}
for (arp_index = 0; (u32)arp_index < iwdev->arp_table_size; arp_index++)
if (memcmp(iwdev->arp_table[arp_index].ip_addr, ip, sizeof(ip)) == 0)
break;
switch (action) {
case I40IW_ARP_ADD:
if (arp_index != iwdev->arp_table_size)
return -1;
arp_index = 0;
err = i40iw_alloc_resource(iwdev, iwdev->allocated_arps,
iwdev->arp_table_size,
(u32 *)&arp_index,
&iwdev->next_arp_index);
if (err)
return err;
memcpy(iwdev->arp_table[arp_index].ip_addr, ip, sizeof(ip));
ether_addr_copy(iwdev->arp_table[arp_index].mac_addr, mac_addr);
break;
case I40IW_ARP_RESOLVE:
if (arp_index == iwdev->arp_table_size)
return -1;
break;
case I40IW_ARP_DELETE:
if (arp_index == iwdev->arp_table_size)
return -1;
memset(iwdev->arp_table[arp_index].ip_addr, 0,
sizeof(iwdev->arp_table[arp_index].ip_addr));
eth_zero_addr(iwdev->arp_table[arp_index].mac_addr);
i40iw_free_resource(iwdev, iwdev->allocated_arps, arp_index);
break;
default:
return -1;
}
return arp_index;
}
/**
* i40iw_wr32 - write 32 bits to hw register
* @hw: hardware information including registers
* @reg: register offset
* @value: vvalue to write to register
*/
inline void i40iw_wr32(struct i40iw_hw *hw, u32 reg, u32 value)
{
writel(value, hw->hw_addr + reg);
}
/**
* i40iw_rd32 - read a 32 bit hw register
* @hw: hardware information including registers
* @reg: register offset
*
* Return value of register content
*/
inline u32 i40iw_rd32(struct i40iw_hw *hw, u32 reg)
{
return readl(hw->hw_addr + reg);
}
/**
* i40iw_inetaddr_event - system notifier for ipv4 addr events
* @notfier: not used
* @event: event for notifier
* @ptr: if address
*/
int i40iw_inetaddr_event(struct notifier_block *notifier,
unsigned long event,
void *ptr)
{
struct in_ifaddr *ifa = ptr;
struct net_device *event_netdev = ifa->ifa_dev->dev;
struct net_device *netdev;
struct net_device *upper_dev;
struct i40iw_device *iwdev;
struct i40iw_handler *hdl;
u32 local_ipaddr;
u32 action = I40IW_ARP_ADD;
hdl = i40iw_find_netdev(event_netdev);
if (!hdl)
return NOTIFY_DONE;
iwdev = &hdl->device;
if (iwdev->init_state < IP_ADDR_REGISTERED || iwdev->closing)
return NOTIFY_DONE;
netdev = iwdev->ldev->netdev;
upper_dev = netdev_master_upper_dev_get(netdev);
if (netdev != event_netdev)
return NOTIFY_DONE;
if (upper_dev) {
struct in_device *in;
rcu_read_lock();
in = __in_dev_get_rcu(upper_dev);
local_ipaddr = 0;
if (in) {
struct in_ifaddr *ifa;
ifa = rcu_dereference(in->ifa_list);
if (ifa)
local_ipaddr = ntohl(ifa->ifa_address);
}
rcu_read_unlock();
} else {
local_ipaddr = ntohl(ifa->ifa_address);
}
switch (event) {
case NETDEV_DOWN:
action = I40IW_ARP_DELETE;
fallthrough;
case NETDEV_UP:
case NETDEV_CHANGEADDR:
/* Just skip if no need to handle ARP cache */
if (!local_ipaddr)
break;
i40iw_manage_arp_cache(iwdev,
netdev->dev_addr,
&local_ipaddr,
true,
action);
i40iw_if_notify(iwdev, netdev, &local_ipaddr, true,
(action == I40IW_ARP_ADD) ? true : false);
break;
default:
break;
}
return NOTIFY_DONE;
}
/**
* i40iw_inet6addr_event - system notifier for ipv6 addr events
* @notfier: not used
* @event: event for notifier
* @ptr: if address
*/
int i40iw_inet6addr_event(struct notifier_block *notifier,
unsigned long event,
void *ptr)
{
struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
struct net_device *event_netdev = ifa->idev->dev;
struct net_device *netdev;
struct i40iw_device *iwdev;
struct i40iw_handler *hdl;
u32 local_ipaddr6[4];
u32 action = I40IW_ARP_ADD;
hdl = i40iw_find_netdev(event_netdev);
if (!hdl)
return NOTIFY_DONE;
iwdev = &hdl->device;
if (iwdev->init_state < IP_ADDR_REGISTERED || iwdev->closing)
return NOTIFY_DONE;
netdev = iwdev->ldev->netdev;
if (netdev != event_netdev)
return NOTIFY_DONE;
i40iw_copy_ip_ntohl(local_ipaddr6, ifa->addr.in6_u.u6_addr32);
switch (event) {
case NETDEV_DOWN:
action = I40IW_ARP_DELETE;
fallthrough;
case NETDEV_UP:
case NETDEV_CHANGEADDR:
i40iw_manage_arp_cache(iwdev,
netdev->dev_addr,
local_ipaddr6,
false,
action);
i40iw_if_notify(iwdev, netdev, local_ipaddr6, false,
(action == I40IW_ARP_ADD) ? true : false);
break;
default:
break;
}
return NOTIFY_DONE;
}
/**
* i40iw_net_event - system notifier for netevents
* @notfier: not used
* @event: event for notifier
* @ptr: neighbor
*/
int i40iw_net_event(struct notifier_block *notifier, unsigned long event, void *ptr)
{
struct neighbour *neigh = ptr;
struct i40iw_device *iwdev;
struct i40iw_handler *iwhdl;
__be32 *p;
u32 local_ipaddr[4];
switch (event) {
case NETEVENT_NEIGH_UPDATE:
iwhdl = i40iw_find_netdev((struct net_device *)neigh->dev);
if (!iwhdl)
return NOTIFY_DONE;
iwdev = &iwhdl->device;
if (iwdev->init_state < IP_ADDR_REGISTERED || iwdev->closing)
return NOTIFY_DONE;
p = (__be32 *)neigh->primary_key;
i40iw_copy_ip_ntohl(local_ipaddr, p);
if (neigh->nud_state & NUD_VALID) {
i40iw_manage_arp_cache(iwdev,
neigh->ha,
local_ipaddr,
false,
I40IW_ARP_ADD);
} else {
i40iw_manage_arp_cache(iwdev,
neigh->ha,
local_ipaddr,
false,
I40IW_ARP_DELETE);
}
break;
default:
break;
}
return NOTIFY_DONE;
}
/**
* i40iw_netdevice_event - system notifier for netdev events
* @notfier: not used
* @event: event for notifier
* @ptr: netdev
*/
int i40iw_netdevice_event(struct notifier_block *notifier,
unsigned long event,
void *ptr)
{
struct net_device *event_netdev;
struct net_device *netdev;
struct i40iw_device *iwdev;
struct i40iw_handler *hdl;
event_netdev = netdev_notifier_info_to_dev(ptr);
hdl = i40iw_find_netdev(event_netdev);
if (!hdl)
return NOTIFY_DONE;
iwdev = &hdl->device;
if (iwdev->init_state < RDMA_DEV_REGISTERED || iwdev->closing)
return NOTIFY_DONE;
netdev = iwdev->ldev->netdev;
if (netdev != event_netdev)
return NOTIFY_DONE;
iwdev->iw_status = 1;
switch (event) {
case NETDEV_DOWN:
iwdev->iw_status = 0;
fallthrough;
case NETDEV_UP:
i40iw_port_ibevent(iwdev);
break;
default:
break;
}
return NOTIFY_DONE;
}
/**
* i40iw_get_cqp_request - get cqp struct
* @cqp: device cqp ptr
* @wait: cqp to be used in wait mode
*/
struct i40iw_cqp_request *i40iw_get_cqp_request(struct i40iw_cqp *cqp, bool wait)
{
struct i40iw_cqp_request *cqp_request = NULL;
unsigned long flags;
spin_lock_irqsave(&cqp->req_lock, flags);
if (!list_empty(&cqp->cqp_avail_reqs)) {
cqp_request = list_entry(cqp->cqp_avail_reqs.next,
struct i40iw_cqp_request, list);
list_del_init(&cqp_request->list);
}
spin_unlock_irqrestore(&cqp->req_lock, flags);
if (!cqp_request) {
cqp_request = kzalloc(sizeof(*cqp_request), GFP_ATOMIC);
if (cqp_request) {
cqp_request->dynamic = true;
INIT_LIST_HEAD(&cqp_request->list);
init_waitqueue_head(&cqp_request->waitq);
}
}
if (!cqp_request) {
i40iw_pr_err("CQP Request Fail: No Memory");
return NULL;
}
if (wait) {
atomic_set(&cqp_request->refcount, 2);
cqp_request->waiting = true;
} else {
atomic_set(&cqp_request->refcount, 1);
}
return cqp_request;
}
/**
* i40iw_free_cqp_request - free cqp request
* @cqp: cqp ptr
* @cqp_request: to be put back in cqp list
*/
void i40iw_free_cqp_request(struct i40iw_cqp *cqp, struct i40iw_cqp_request *cqp_request)
{
struct i40iw_device *iwdev = container_of(cqp, struct i40iw_device, cqp);
unsigned long flags;
if (cqp_request->dynamic) {
kfree(cqp_request);
} else {
cqp_request->request_done = false;
cqp_request->callback_fcn = NULL;
cqp_request->waiting = false;
spin_lock_irqsave(&cqp->req_lock, flags);
list_add_tail(&cqp_request->list, &cqp->cqp_avail_reqs);
spin_unlock_irqrestore(&cqp->req_lock, flags);
}
wake_up(&iwdev->close_wq);
}
/**
* i40iw_put_cqp_request - dec ref count and free if 0
* @cqp: cqp ptr
* @cqp_request: to be put back in cqp list
*/
void i40iw_put_cqp_request(struct i40iw_cqp *cqp,
struct i40iw_cqp_request *cqp_request)
{
if (atomic_dec_and_test(&cqp_request->refcount))
i40iw_free_cqp_request(cqp, cqp_request);
}
/**
* i40iw_free_pending_cqp_request -free pending cqp request objs
* @cqp: cqp ptr
* @cqp_request: to be put back in cqp list
*/
static void i40iw_free_pending_cqp_request(struct i40iw_cqp *cqp,
struct i40iw_cqp_request *cqp_request)
{
struct i40iw_device *iwdev = container_of(cqp, struct i40iw_device, cqp);
if (cqp_request->waiting) {
cqp_request->compl_info.error = true;
cqp_request->request_done = true;
wake_up(&cqp_request->waitq);
}
i40iw_put_cqp_request(cqp, cqp_request);
wait_event_timeout(iwdev->close_wq,
!atomic_read(&cqp_request->refcount),
1000);
}
/**
* i40iw_cleanup_pending_cqp_op - clean-up cqp with no completions
* @iwdev: iwarp device
*/
void i40iw_cleanup_pending_cqp_op(struct i40iw_device *iwdev)
{
struct i40iw_sc_dev *dev = &iwdev->sc_dev;
struct i40iw_cqp *cqp = &iwdev->cqp;
struct i40iw_cqp_request *cqp_request = NULL;
struct cqp_commands_info *pcmdinfo = NULL;
u32 i, pending_work, wqe_idx;
pending_work = I40IW_RING_WORK_AVAILABLE(cqp->sc_cqp.sq_ring);
wqe_idx = I40IW_RING_GETCURRENT_TAIL(cqp->sc_cqp.sq_ring);
for (i = 0; i < pending_work; i++) {
cqp_request = (struct i40iw_cqp_request *)(unsigned long)cqp->scratch_array[wqe_idx];
if (cqp_request)
i40iw_free_pending_cqp_request(cqp, cqp_request);
wqe_idx = (wqe_idx + 1) % I40IW_RING_GETSIZE(cqp->sc_cqp.sq_ring);
}
while (!list_empty(&dev->cqp_cmd_head)) {
pcmdinfo = (struct cqp_commands_info *)i40iw_remove_head(&dev->cqp_cmd_head);
cqp_request = container_of(pcmdinfo, struct i40iw_cqp_request, info);
if (cqp_request)
i40iw_free_pending_cqp_request(cqp, cqp_request);
}
}
/**
* i40iw_free_qp - callback after destroy cqp completes
* @cqp_request: cqp request for destroy qp
* @num: not used
*/
static void i40iw_free_qp(struct i40iw_cqp_request *cqp_request, u32 num)
{
struct i40iw_sc_qp *qp = (struct i40iw_sc_qp *)cqp_request->param;
struct i40iw_qp *iwqp = (struct i40iw_qp *)qp->back_qp;
struct i40iw_device *iwdev;
u32 qp_num = iwqp->ibqp.qp_num;
iwdev = iwqp->iwdev;
i40iw_rem_pdusecount(iwqp->iwpd, iwdev);
i40iw_free_qp_resources(iwdev, iwqp, qp_num);
i40iw_rem_devusecount(iwdev);
}
/**
* i40iw_wait_event - wait for completion
* @iwdev: iwarp device
* @cqp_request: cqp request to wait
*/
static int i40iw_wait_event(struct i40iw_device *iwdev,
struct i40iw_cqp_request *cqp_request)
{
struct cqp_commands_info *info = &cqp_request->info;
struct i40iw_cqp *iwcqp = &iwdev->cqp;
struct i40iw_cqp_timeout cqp_timeout;
bool cqp_error = false;
int err_code = 0;
memset(&cqp_timeout, 0, sizeof(cqp_timeout));
cqp_timeout.compl_cqp_cmds = iwdev->sc_dev.cqp_cmd_stats[OP_COMPLETED_COMMANDS];
do {
if (wait_event_timeout(cqp_request->waitq,
cqp_request->request_done, CQP_COMPL_WAIT_TIME))
break;
i40iw_check_cqp_progress(&cqp_timeout, &iwdev->sc_dev);
if (cqp_timeout.count < CQP_TIMEOUT_THRESHOLD)
continue;
i40iw_pr_err("error cqp command 0x%x timed out", info->cqp_cmd);
err_code = -ETIME;
if (!iwdev->reset) {
iwdev->reset = true;
i40iw_request_reset(iwdev);
}
goto done;
} while (1);
cqp_error = cqp_request->compl_info.error;
if (cqp_error) {
i40iw_pr_err("error cqp command 0x%x completion maj = 0x%x min=0x%x\n",
info->cqp_cmd, cqp_request->compl_info.maj_err_code,
cqp_request->compl_info.min_err_code);
err_code = -EPROTO;
goto done;
}
done:
i40iw_put_cqp_request(iwcqp, cqp_request);
return err_code;
}
/**
* i40iw_handle_cqp_op - process cqp command
* @iwdev: iwarp device
* @cqp_request: cqp request to process
*/
enum i40iw_status_code i40iw_handle_cqp_op(struct i40iw_device *iwdev,
struct i40iw_cqp_request
*cqp_request)
{
struct i40iw_sc_dev *dev = &iwdev->sc_dev;
enum i40iw_status_code status;
struct cqp_commands_info *info = &cqp_request->info;
int err_code = 0;
if (iwdev->reset) {
i40iw_free_cqp_request(&iwdev->cqp, cqp_request);
return I40IW_ERR_CQP_COMPL_ERROR;
}
status = i40iw_process_cqp_cmd(dev, info);
if (status) {
i40iw_pr_err("error cqp command 0x%x failed\n", info->cqp_cmd);
i40iw_free_cqp_request(&iwdev->cqp, cqp_request);
return status;
}
if (cqp_request->waiting)
err_code = i40iw_wait_event(iwdev, cqp_request);
if (err_code)
status = I40IW_ERR_CQP_COMPL_ERROR;
return status;
}
/**
* i40iw_add_devusecount - add dev refcount
* @iwdev: dev for refcount
*/
void i40iw_add_devusecount(struct i40iw_device *iwdev)
{
atomic64_inc(&iwdev->use_count);
}
/**
* i40iw_rem_devusecount - decrement refcount for dev
* @iwdev: device
*/
void i40iw_rem_devusecount(struct i40iw_device *iwdev)
{
if (!atomic64_dec_and_test(&iwdev->use_count))
return;
wake_up(&iwdev->close_wq);
}
/**
* i40iw_add_pdusecount - add pd refcount
* @iwpd: pd for refcount
*/
void i40iw_add_pdusecount(struct i40iw_pd *iwpd)
{
atomic_inc(&iwpd->usecount);
}
/**
* i40iw_rem_pdusecount - decrement refcount for pd and free if 0
* @iwpd: pd for refcount
* @iwdev: iwarp device
*/
void i40iw_rem_pdusecount(struct i40iw_pd *iwpd, struct i40iw_device *iwdev)
{
if (!atomic_dec_and_test(&iwpd->usecount))
return;
i40iw_free_resource(iwdev, iwdev->allocated_pds, iwpd->sc_pd.pd_id);
}
/**
* i40iw_add_ref - add refcount for qp
* @ibqp: iqarp qp
*/
void i40iw_add_ref(struct ib_qp *ibqp)
{
struct i40iw_qp *iwqp = (struct i40iw_qp *)ibqp;
atomic_inc(&iwqp->refcount);
}
/**
* i40iw_rem_ref - rem refcount for qp and free if 0
* @ibqp: iqarp qp
*/
void i40iw_rem_ref(struct ib_qp *ibqp)
{
struct i40iw_qp *iwqp;
enum i40iw_status_code status;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_device *iwdev;
u32 qp_num;
unsigned long flags;
iwqp = to_iwqp(ibqp);
iwdev = iwqp->iwdev;
spin_lock_irqsave(&iwdev->qptable_lock, flags);
if (!atomic_dec_and_test(&iwqp->refcount)) {
spin_unlock_irqrestore(&iwdev->qptable_lock, flags);
return;
}
qp_num = iwqp->ibqp.qp_num;
iwdev->qp_table[qp_num] = NULL;
spin_unlock_irqrestore(&iwdev->qptable_lock, flags);
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, false);
if (!cqp_request)
return;
cqp_request->callback_fcn = i40iw_free_qp;
cqp_request->param = (void *)&iwqp->sc_qp;
cqp_info = &cqp_request->info;
cqp_info->cqp_cmd = OP_QP_DESTROY;
cqp_info->post_sq = 1;
cqp_info->in.u.qp_destroy.qp = &iwqp->sc_qp;
cqp_info->in.u.qp_destroy.scratch = (uintptr_t)cqp_request;
cqp_info->in.u.qp_destroy.remove_hash_idx = true;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (!status)
return;
i40iw_rem_pdusecount(iwqp->iwpd, iwdev);
i40iw_free_qp_resources(iwdev, iwqp, qp_num);
i40iw_rem_devusecount(iwdev);
}
/**
* i40iw_get_qp - get qp address
* @device: iwarp device
* @qpn: qp number
*/
struct ib_qp *i40iw_get_qp(struct ib_device *device, int qpn)
{
struct i40iw_device *iwdev = to_iwdev(device);
if ((qpn < IW_FIRST_QPN) || (qpn >= iwdev->max_qp))
return NULL;
return &iwdev->qp_table[qpn]->ibqp;
}
/**
* i40iw_debug_buf - print debug msg and buffer is mask set
* @dev: hardware control device structure
* @mask: mask to compare if to print debug buffer
* @buf: points buffer addr
* @size: saize of buffer to print
*/
void i40iw_debug_buf(struct i40iw_sc_dev *dev,
enum i40iw_debug_flag mask,
char *desc,
u64 *buf,
u32 size)
{
u32 i;
if (!(dev->debug_mask & mask))
return;
i40iw_debug(dev, mask, "%s\n", desc);
i40iw_debug(dev, mask, "starting address virt=%p phy=%llxh\n", buf,
(unsigned long long)virt_to_phys(buf));
for (i = 0; i < size; i += 8)
i40iw_debug(dev, mask, "index %03d val: %016llx\n", i, buf[i / 8]);
}
/**
* i40iw_get_hw_addr - return hw addr
* @par: points to shared dev
*/
u8 __iomem *i40iw_get_hw_addr(void *par)
{
struct i40iw_sc_dev *dev = (struct i40iw_sc_dev *)par;
return dev->hw->hw_addr;
}
/**
* i40iw_remove_head - return head entry and remove from list
* @list: list for entry
*/
void *i40iw_remove_head(struct list_head *list)
{
struct list_head *entry;
if (list_empty(list))
return NULL;
entry = (void *)list->next;
list_del(entry);
return (void *)entry;
}
/**
* i40iw_allocate_dma_mem - Memory alloc helper fn
* @hw: pointer to the HW structure
* @mem: ptr to mem struct to fill out
* @size: size of memory requested
* @alignment: what to align the allocation to
*/
enum i40iw_status_code i40iw_allocate_dma_mem(struct i40iw_hw *hw,
struct i40iw_dma_mem *mem,
u64 size,
u32 alignment)
{
struct pci_dev *pcidev = (struct pci_dev *)hw->dev_context;
if (!mem)
return I40IW_ERR_PARAM;
mem->size = ALIGN(size, alignment);
mem->va = dma_alloc_coherent(&pcidev->dev, mem->size,
(dma_addr_t *)&mem->pa, GFP_KERNEL);
if (!mem->va)
return I40IW_ERR_NO_MEMORY;
return 0;
}
/**
* i40iw_free_dma_mem - Memory free helper fn
* @hw: pointer to the HW structure
* @mem: ptr to mem struct to free
*/
void i40iw_free_dma_mem(struct i40iw_hw *hw, struct i40iw_dma_mem *mem)
{
struct pci_dev *pcidev = (struct pci_dev *)hw->dev_context;
if (!mem || !mem->va)
return;
dma_free_coherent(&pcidev->dev, mem->size,
mem->va, (dma_addr_t)mem->pa);
mem->va = NULL;
}
/**
* i40iw_allocate_virt_mem - virtual memory alloc helper fn
* @hw: pointer to the HW structure
* @mem: ptr to mem struct to fill out
* @size: size of memory requested
*/
enum i40iw_status_code i40iw_allocate_virt_mem(struct i40iw_hw *hw,
struct i40iw_virt_mem *mem,
u32 size)
{
if (!mem)
return I40IW_ERR_PARAM;
mem->size = size;
mem->va = kzalloc(size, GFP_KERNEL);
if (mem->va)
return 0;
else
return I40IW_ERR_NO_MEMORY;
}
/**
* i40iw_free_virt_mem - virtual memory free helper fn
* @hw: pointer to the HW structure
* @mem: ptr to mem struct to free
*/
enum i40iw_status_code i40iw_free_virt_mem(struct i40iw_hw *hw,
struct i40iw_virt_mem *mem)
{
if (!mem)
return I40IW_ERR_PARAM;
/*
* mem->va points to the parent of mem, so both mem and mem->va
* can not be touched once mem->va is freed
*/
kfree(mem->va);
return 0;
}
/**
* i40iw_cqp_sds_cmd - create cqp command for sd
* @dev: hardware control device structure
* @sd_info: information for sd cqp
*
*/
enum i40iw_status_code i40iw_cqp_sds_cmd(struct i40iw_sc_dev *dev,
struct i40iw_update_sds_info *sdinfo)
{
enum i40iw_status_code status;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, true);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
memcpy(&cqp_info->in.u.update_pe_sds.info, sdinfo,
sizeof(cqp_info->in.u.update_pe_sds.info));
cqp_info->cqp_cmd = OP_UPDATE_PE_SDS;
cqp_info->post_sq = 1;
cqp_info->in.u.update_pe_sds.dev = dev;
cqp_info->in.u.update_pe_sds.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP Update SD's fail");
return status;
}
/**
* i40iw_qp_suspend_resume - cqp command for suspend/resume
* @dev: hardware control device structure
* @qp: hardware control qp
* @suspend: flag if suspend or resume
*/
void i40iw_qp_suspend_resume(struct i40iw_sc_dev *dev, struct i40iw_sc_qp *qp, bool suspend)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
struct i40iw_cqp_request *cqp_request;
struct i40iw_sc_cqp *cqp = dev->cqp;
struct cqp_commands_info *cqp_info;
enum i40iw_status_code status;
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, false);
if (!cqp_request)
return;
cqp_info = &cqp_request->info;
cqp_info->cqp_cmd = (suspend) ? OP_SUSPEND : OP_RESUME;
cqp_info->in.u.suspend_resume.cqp = cqp;
cqp_info->in.u.suspend_resume.qp = qp;
cqp_info->in.u.suspend_resume.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP QP Suspend/Resume fail");
}
/**
* i40iw_term_modify_qp - modify qp for term message
* @qp: hardware control qp
* @next_state: qp's next state
* @term: terminate code
* @term_len: length
*/
void i40iw_term_modify_qp(struct i40iw_sc_qp *qp, u8 next_state, u8 term, u8 term_len)
{
struct i40iw_qp *iwqp;
iwqp = (struct i40iw_qp *)qp->back_qp;
i40iw_next_iw_state(iwqp, next_state, 0, term, term_len);
};
/**
* i40iw_terminate_done - after terminate is completed
* @qp: hardware control qp
* @timeout_occurred: indicates if terminate timer expired
*/
void i40iw_terminate_done(struct i40iw_sc_qp *qp, int timeout_occurred)
{
struct i40iw_qp *iwqp;
u32 next_iwarp_state = I40IW_QP_STATE_ERROR;
u8 hte = 0;
bool first_time;
unsigned long flags;
iwqp = (struct i40iw_qp *)qp->back_qp;
spin_lock_irqsave(&iwqp->lock, flags);
if (iwqp->hte_added) {
iwqp->hte_added = 0;
hte = 1;
}
first_time = !(qp->term_flags & I40IW_TERM_DONE);
qp->term_flags |= I40IW_TERM_DONE;
spin_unlock_irqrestore(&iwqp->lock, flags);
if (first_time) {
if (!timeout_occurred)
i40iw_terminate_del_timer(qp);
else
next_iwarp_state = I40IW_QP_STATE_CLOSING;
i40iw_next_iw_state(iwqp, next_iwarp_state, hte, 0, 0);
i40iw_cm_disconn(iwqp);
}
}
/**
* i40iw_terminate_imeout - timeout happened
* @context: points to iwarp qp
*/
static void i40iw_terminate_timeout(struct timer_list *t)
{
struct i40iw_qp *iwqp = from_timer(iwqp, t, terminate_timer);
struct i40iw_sc_qp *qp = (struct i40iw_sc_qp *)&iwqp->sc_qp;
i40iw_terminate_done(qp, 1);
i40iw_rem_ref(&iwqp->ibqp);
}
/**
* i40iw_terminate_start_timer - start terminate timeout
* @qp: hardware control qp
*/
void i40iw_terminate_start_timer(struct i40iw_sc_qp *qp)
{
struct i40iw_qp *iwqp;
iwqp = (struct i40iw_qp *)qp->back_qp;
i40iw_add_ref(&iwqp->ibqp);
timer_setup(&iwqp->terminate_timer, i40iw_terminate_timeout, 0);
iwqp->terminate_timer.expires = jiffies + HZ;
add_timer(&iwqp->terminate_timer);
}
/**
* i40iw_terminate_del_timer - delete terminate timeout
* @qp: hardware control qp
*/
void i40iw_terminate_del_timer(struct i40iw_sc_qp *qp)
{
struct i40iw_qp *iwqp;
iwqp = (struct i40iw_qp *)qp->back_qp;
if (del_timer(&iwqp->terminate_timer))
i40iw_rem_ref(&iwqp->ibqp);
}
/**
* i40iw_cqp_generic_worker - generic worker for cqp
* @work: work pointer
*/
static void i40iw_cqp_generic_worker(struct work_struct *work)
{
struct i40iw_virtchnl_work_info *work_info =
&((struct virtchnl_work *)work)->work_info;
if (work_info->worker_vf_dev)
work_info->callback_fcn(work_info->worker_vf_dev);
}
/**
* i40iw_cqp_spawn_worker - spawn worket thread
* @iwdev: device struct pointer
* @work_info: work request info
* @iw_vf_idx: virtual function index
*/
void i40iw_cqp_spawn_worker(struct i40iw_sc_dev *dev,
struct i40iw_virtchnl_work_info *work_info,
u32 iw_vf_idx)
{
struct virtchnl_work *work;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
work = &iwdev->virtchnl_w[iw_vf_idx];
memcpy(&work->work_info, work_info, sizeof(*work_info));
INIT_WORK(&work->work, i40iw_cqp_generic_worker);
queue_work(iwdev->virtchnl_wq, &work->work);
}
/**
* i40iw_cqp_manage_hmc_fcn_worker -
* @work: work pointer for hmc info
*/
static void i40iw_cqp_manage_hmc_fcn_worker(struct work_struct *work)
{
struct i40iw_cqp_request *cqp_request =
((struct virtchnl_work *)work)->cqp_request;
struct i40iw_ccq_cqe_info ccq_cqe_info;
struct i40iw_hmc_fcn_info *hmcfcninfo =
&cqp_request->info.in.u.manage_hmc_pm.info;
struct i40iw_device *iwdev =
(struct i40iw_device *)cqp_request->info.in.u.manage_hmc_pm.dev->back_dev;
ccq_cqe_info.cqp = NULL;
ccq_cqe_info.maj_err_code = cqp_request->compl_info.maj_err_code;
ccq_cqe_info.min_err_code = cqp_request->compl_info.min_err_code;
ccq_cqe_info.op_code = cqp_request->compl_info.op_code;
ccq_cqe_info.op_ret_val = cqp_request->compl_info.op_ret_val;
ccq_cqe_info.scratch = 0;
ccq_cqe_info.error = cqp_request->compl_info.error;
hmcfcninfo->callback_fcn(cqp_request->info.in.u.manage_hmc_pm.dev,
hmcfcninfo->cqp_callback_param, &ccq_cqe_info);
i40iw_put_cqp_request(&iwdev->cqp, cqp_request);
}
/**
* i40iw_cqp_manage_hmc_fcn_callback - called function after cqp completion
* @cqp_request: cqp request info struct for hmc fun
* @unused: unused param of callback
*/
static void i40iw_cqp_manage_hmc_fcn_callback(struct i40iw_cqp_request *cqp_request,
u32 unused)
{
struct virtchnl_work *work;
struct i40iw_hmc_fcn_info *hmcfcninfo =
&cqp_request->info.in.u.manage_hmc_pm.info;
struct i40iw_device *iwdev =
(struct i40iw_device *)cqp_request->info.in.u.manage_hmc_pm.dev->
back_dev;
if (hmcfcninfo && hmcfcninfo->callback_fcn) {
i40iw_debug(&iwdev->sc_dev, I40IW_DEBUG_HMC, "%s1\n", __func__);
atomic_inc(&cqp_request->refcount);
work = &iwdev->virtchnl_w[hmcfcninfo->iw_vf_idx];
work->cqp_request = cqp_request;
INIT_WORK(&work->work, i40iw_cqp_manage_hmc_fcn_worker);
queue_work(iwdev->virtchnl_wq, &work->work);
i40iw_debug(&iwdev->sc_dev, I40IW_DEBUG_HMC, "%s2\n", __func__);
} else {
i40iw_debug(&iwdev->sc_dev, I40IW_DEBUG_HMC, "%s: Something wrong\n", __func__);
}
}
/**
* i40iw_cqp_manage_hmc_fcn_cmd - issue cqp command to manage hmc
* @dev: hardware control device structure
* @hmcfcninfo: info for hmc
*/
enum i40iw_status_code i40iw_cqp_manage_hmc_fcn_cmd(struct i40iw_sc_dev *dev,
struct i40iw_hmc_fcn_info *hmcfcninfo)
{
enum i40iw_status_code status;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
i40iw_debug(&iwdev->sc_dev, I40IW_DEBUG_HMC, "%s\n", __func__);
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, false);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
cqp_request->callback_fcn = i40iw_cqp_manage_hmc_fcn_callback;
cqp_request->param = hmcfcninfo;
memcpy(&cqp_info->in.u.manage_hmc_pm.info, hmcfcninfo,
sizeof(*hmcfcninfo));
cqp_info->in.u.manage_hmc_pm.dev = dev;
cqp_info->cqp_cmd = OP_MANAGE_HMC_PM_FUNC_TABLE;
cqp_info->post_sq = 1;
cqp_info->in.u.manage_hmc_pm.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP Manage HMC fail");
return status;
}
/**
* i40iw_cqp_query_fpm_values_cmd - send cqp command for fpm
* @iwdev: function device struct
* @values_mem: buffer for fpm
* @hmc_fn_id: function id for fpm
*/
enum i40iw_status_code i40iw_cqp_query_fpm_values_cmd(struct i40iw_sc_dev *dev,
struct i40iw_dma_mem *values_mem,
u8 hmc_fn_id)
{
enum i40iw_status_code status;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, true);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
cqp_request->param = NULL;
cqp_info->in.u.query_fpm_values.cqp = dev->cqp;
cqp_info->in.u.query_fpm_values.fpm_values_pa = values_mem->pa;
cqp_info->in.u.query_fpm_values.fpm_values_va = values_mem->va;
cqp_info->in.u.query_fpm_values.hmc_fn_id = hmc_fn_id;
cqp_info->cqp_cmd = OP_QUERY_FPM_VALUES;
cqp_info->post_sq = 1;
cqp_info->in.u.query_fpm_values.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP Query FPM fail");
return status;
}
/**
* i40iw_cqp_commit_fpm_values_cmd - commit fpm values in hw
* @dev: hardware control device structure
* @values_mem: buffer with fpm values
* @hmc_fn_id: function id for fpm
*/
enum i40iw_status_code i40iw_cqp_commit_fpm_values_cmd(struct i40iw_sc_dev *dev,
struct i40iw_dma_mem *values_mem,
u8 hmc_fn_id)
{
enum i40iw_status_code status;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
cqp_request = i40iw_get_cqp_request(&iwdev->cqp, true);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
cqp_request->param = NULL;
cqp_info->in.u.commit_fpm_values.cqp = dev->cqp;
cqp_info->in.u.commit_fpm_values.fpm_values_pa = values_mem->pa;
cqp_info->in.u.commit_fpm_values.fpm_values_va = values_mem->va;
cqp_info->in.u.commit_fpm_values.hmc_fn_id = hmc_fn_id;
cqp_info->cqp_cmd = OP_COMMIT_FPM_VALUES;
cqp_info->post_sq = 1;
cqp_info->in.u.commit_fpm_values.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP Commit FPM fail");
return status;
}
/**
* i40iw_vf_wait_vchnl_resp - wait for channel msg
* @iwdev: function's device struct
*/
enum i40iw_status_code i40iw_vf_wait_vchnl_resp(struct i40iw_sc_dev *dev)
{
struct i40iw_device *iwdev = dev->back_dev;
int timeout_ret;
i40iw_debug(dev, I40IW_DEBUG_VIRT, "%s[%u] dev %p, iwdev %p\n",
__func__, __LINE__, dev, iwdev);
atomic_set(&iwdev->vchnl_msgs, 2);
timeout_ret = wait_event_timeout(iwdev->vchnl_waitq,
(atomic_read(&iwdev->vchnl_msgs) == 1),
I40IW_VCHNL_EVENT_TIMEOUT);
atomic_dec(&iwdev->vchnl_msgs);
if (!timeout_ret) {
i40iw_pr_err("virt channel completion timeout = 0x%x\n", timeout_ret);
atomic_set(&iwdev->vchnl_msgs, 0);
dev->vchnl_up = false;
return I40IW_ERR_TIMEOUT;
}
wake_up(&dev->vf_reqs);
return 0;
}
/**
* i40iw_cqp_cq_create_cmd - create a cq for the cqp
* @dev: device pointer
* @cq: pointer to created cq
*/
enum i40iw_status_code i40iw_cqp_cq_create_cmd(struct i40iw_sc_dev *dev,
struct i40iw_sc_cq *cq)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
struct i40iw_cqp *iwcqp = &iwdev->cqp;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
enum i40iw_status_code status;
cqp_request = i40iw_get_cqp_request(iwcqp, true);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
cqp_info->cqp_cmd = OP_CQ_CREATE;
cqp_info->post_sq = 1;
cqp_info->in.u.cq_create.cq = cq;
cqp_info->in.u.cq_create.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP Create QP fail");
return status;
}
/**
* i40iw_cqp_qp_create_cmd - create a qp for the cqp
* @dev: device pointer
* @qp: pointer to created qp
*/
enum i40iw_status_code i40iw_cqp_qp_create_cmd(struct i40iw_sc_dev *dev,
struct i40iw_sc_qp *qp)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
struct i40iw_cqp *iwcqp = &iwdev->cqp;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
struct i40iw_create_qp_info *qp_info;
enum i40iw_status_code status;
cqp_request = i40iw_get_cqp_request(iwcqp, true);
if (!cqp_request)
return I40IW_ERR_NO_MEMORY;
cqp_info = &cqp_request->info;
qp_info = &cqp_request->info.in.u.qp_create.info;
memset(qp_info, 0, sizeof(*qp_info));
qp_info->cq_num_valid = true;
qp_info->next_iwarp_state = I40IW_QP_STATE_RTS;
cqp_info->cqp_cmd = OP_QP_CREATE;
cqp_info->post_sq = 1;
cqp_info->in.u.qp_create.qp = qp;
cqp_info->in.u.qp_create.scratch = (uintptr_t)cqp_request;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP-OP QP create fail");
return status;
}
/**
* i40iw_cqp_cq_destroy_cmd - destroy the cqp cq
* @dev: device pointer
* @cq: pointer to cq
*/
void i40iw_cqp_cq_destroy_cmd(struct i40iw_sc_dev *dev, struct i40iw_sc_cq *cq)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
i40iw_cq_wq_destroy(iwdev, cq);
}
/**
* i40iw_cqp_qp_destroy_cmd - destroy the cqp
* @dev: device pointer
* @qp: pointer to qp
*/
void i40iw_cqp_qp_destroy_cmd(struct i40iw_sc_dev *dev, struct i40iw_sc_qp *qp)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
struct i40iw_cqp *iwcqp = &iwdev->cqp;
struct i40iw_cqp_request *cqp_request;
struct cqp_commands_info *cqp_info;
enum i40iw_status_code status;
cqp_request = i40iw_get_cqp_request(iwcqp, true);
if (!cqp_request)
return;
cqp_info = &cqp_request->info;
memset(cqp_info, 0, sizeof(*cqp_info));
cqp_info->cqp_cmd = OP_QP_DESTROY;
cqp_info->post_sq = 1;
cqp_info->in.u.qp_destroy.qp = qp;
cqp_info->in.u.qp_destroy.scratch = (uintptr_t)cqp_request;
cqp_info->in.u.qp_destroy.remove_hash_idx = true;
status = i40iw_handle_cqp_op(iwdev, cqp_request);
if (status)
i40iw_pr_err("CQP QP_DESTROY fail");
}
/**
* i40iw_ieq_mpa_crc_ae - generate AE for crc error
* @dev: hardware control device structure
* @qp: hardware control qp
*/
void i40iw_ieq_mpa_crc_ae(struct i40iw_sc_dev *dev, struct i40iw_sc_qp *qp)
{
struct i40iw_gen_ae_info info;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
i40iw_debug(dev, I40IW_DEBUG_AEQ, "%s entered\n", __func__);
info.ae_code = I40IW_AE_LLP_RECEIVED_MPA_CRC_ERROR;
info.ae_source = I40IW_AE_SOURCE_RQ;
i40iw_gen_ae(iwdev, qp, &info, false);
}
/**
* i40iw_init_hash_desc - initialize hash for crc calculation
* @desc: cryption type
*/
enum i40iw_status_code i40iw_init_hash_desc(struct shash_desc **desc)
{
struct crypto_shash *tfm;
struct shash_desc *tdesc;
tfm = crypto_alloc_shash("crc32c", 0, 0);
if (IS_ERR(tfm))
return I40IW_ERR_MPA_CRC;
tdesc = kzalloc(sizeof(*tdesc) + crypto_shash_descsize(tfm),
GFP_KERNEL);
if (!tdesc) {
crypto_free_shash(tfm);
return I40IW_ERR_MPA_CRC;
}
tdesc->tfm = tfm;
*desc = tdesc;
return 0;
}
/**
* i40iw_free_hash_desc - free hash desc
* @desc: to be freed
*/
void i40iw_free_hash_desc(struct shash_desc *desc)
{
if (desc) {
crypto_free_shash(desc->tfm);
kfree(desc);
}
}
/**
* i40iw_alloc_query_fpm_buf - allocate buffer for fpm
* @dev: hardware control device structure
* @mem: buffer ptr for fpm to be allocated
* @return: memory allocation status
*/
enum i40iw_status_code i40iw_alloc_query_fpm_buf(struct i40iw_sc_dev *dev,
struct i40iw_dma_mem *mem)
{
enum i40iw_status_code status;
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
status = i40iw_obj_aligned_mem(iwdev, mem, I40IW_QUERY_FPM_BUF_SIZE,
I40IW_FPM_QUERY_BUF_ALIGNMENT_MASK);
return status;
}
/**
* i40iw_ieq_check_mpacrc - check if mpa crc is OK
* @desc: desc for hash
* @addr: address of buffer for crc
* @length: length of buffer
* @value: value to be compared
*/
enum i40iw_status_code i40iw_ieq_check_mpacrc(struct shash_desc *desc,
void *addr,
u32 length,
u32 value)
{
u32 crc = 0;
int ret;
enum i40iw_status_code ret_code = 0;
crypto_shash_init(desc);
ret = crypto_shash_update(desc, addr, length);
if (!ret)
crypto_shash_final(desc, (u8 *)&crc);
if (crc != value) {
i40iw_pr_err("mpa crc check fail\n");
ret_code = I40IW_ERR_MPA_CRC;
}
return ret_code;
}
/**
* i40iw_ieq_get_qp - get qp based on quad in puda buffer
* @dev: hardware control device structure
* @buf: receive puda buffer on exception q
*/
struct i40iw_sc_qp *i40iw_ieq_get_qp(struct i40iw_sc_dev *dev,
struct i40iw_puda_buf *buf)
{
struct i40iw_device *iwdev = (struct i40iw_device *)dev->back_dev;
struct i40iw_qp *iwqp;
struct i40iw_cm_node *cm_node;
u32 loc_addr[4], rem_addr[4];
u16 loc_port, rem_port;
struct ipv6hdr *ip6h;
struct iphdr *iph = (struct iphdr *)buf->iph;
struct tcphdr *tcph = (struct tcphdr *)buf->tcph;
if (iph->version == 4) {
memset(loc_addr, 0, sizeof(loc_addr));
loc_addr[0] = ntohl(iph->daddr);
memset(rem_addr, 0, sizeof(rem_addr));
rem_addr[0] = ntohl(iph->saddr);
} else {
ip6h = (struct ipv6hdr *)buf->iph;
i40iw_copy_ip_ntohl(loc_addr, ip6h->daddr.in6_u.u6_addr32);
i40iw_copy_ip_ntohl(rem_addr, ip6h->saddr.in6_u.u6_addr32);
}
loc_port = ntohs(tcph->dest);
rem_port = ntohs(tcph->source);
cm_node = i40iw_find_node(&iwdev->cm_core, rem_port, rem_addr, loc_port,
loc_addr, false, true);
if (!cm_node)
return NULL;
iwqp = cm_node->iwqp;
return &iwqp->sc_qp;
}
/**
* i40iw_ieq_update_tcpip_info - update tcpip in the buffer
* @buf: puda to update
* @length: length of buffer
* @seqnum: seq number for tcp
*/
void i40iw_ieq_update_tcpip_info(struct i40iw_puda_buf *buf, u16 length, u32 seqnum)
{
struct tcphdr *tcph;
struct iphdr *iph;
u16 iphlen;
u16 packetsize;
u8 *addr = (u8 *)buf->mem.va;
iphlen = (buf->ipv4) ? 20 : 40;
iph = (struct iphdr *)(addr + buf->maclen);
tcph = (struct tcphdr *)(addr + buf->maclen + iphlen);
packetsize = length + buf->tcphlen + iphlen;
iph->tot_len = htons(packetsize);
tcph->seq = htonl(seqnum);
}
/**
* i40iw_puda_get_tcpip_info - get tcpip info from puda buffer
* @info: to get information
* @buf: puda buffer
*/
enum i40iw_status_code i40iw_puda_get_tcpip_info(struct i40iw_puda_completion_info *info,
struct i40iw_puda_buf *buf)
{
struct iphdr *iph;
struct ipv6hdr *ip6h;
struct tcphdr *tcph;
u16 iphlen;
u16 pkt_len;
u8 *mem = (u8 *)buf->mem.va;
struct ethhdr *ethh = (struct ethhdr *)buf->mem.va;
if (ethh->h_proto == htons(0x8100)) {
info->vlan_valid = true;
buf->vlan_id = ntohs(((struct vlan_ethhdr *)ethh)->h_vlan_TCI) & VLAN_VID_MASK;
}
buf->maclen = (info->vlan_valid) ? 18 : 14;
iphlen = (info->l3proto) ? 40 : 20;
buf->ipv4 = (info->l3proto) ? false : true;
buf->iph = mem + buf->maclen;
iph = (struct iphdr *)buf->iph;
buf->tcph = buf->iph + iphlen;
tcph = (struct tcphdr *)buf->tcph;
if (buf->ipv4) {
pkt_len = ntohs(iph->tot_len);
} else {
ip6h = (struct ipv6hdr *)buf->iph;
pkt_len = ntohs(ip6h->payload_len) + iphlen;
}
buf->totallen = pkt_len + buf->maclen;
if (info->payload_len < buf->totallen) {
i40iw_pr_err("payload_len = 0x%x totallen expected0x%x\n",
info->payload_len, buf->totallen);
return I40IW_ERR_INVALID_SIZE;
}
buf->tcphlen = (tcph->doff) << 2;
buf->datalen = pkt_len - iphlen - buf->tcphlen;
buf->data = (buf->datalen) ? buf->tcph + buf->tcphlen : NULL;
buf->hdrlen = buf->maclen + iphlen + buf->tcphlen;
buf->seqnum = ntohl(tcph->seq);
return 0;
}
/**
* i40iw_hw_stats_timeout - Stats timer-handler which updates all HW stats
* @vsi: pointer to the vsi structure
*/
static void i40iw_hw_stats_timeout(struct timer_list *t)
{
struct i40iw_vsi_pestat *pf_devstat = from_timer(pf_devstat, t,
stats_timer);
struct i40iw_sc_vsi *sc_vsi = pf_devstat->vsi;
struct i40iw_sc_dev *pf_dev = sc_vsi->dev;
struct i40iw_vsi_pestat *vf_devstat = NULL;
u16 iw_vf_idx;
unsigned long flags;
/*PF*/
i40iw_hw_stats_read_all(pf_devstat, &pf_devstat->hw_stats);
for (iw_vf_idx = 0; iw_vf_idx < I40IW_MAX_PE_ENABLED_VF_COUNT; iw_vf_idx++) {
spin_lock_irqsave(&pf_devstat->lock, flags);
if (pf_dev->vf_dev[iw_vf_idx]) {
if (pf_dev->vf_dev[iw_vf_idx]->stats_initialized) {
vf_devstat = &pf_dev->vf_dev[iw_vf_idx]->pestat;
i40iw_hw_stats_read_all(vf_devstat, &vf_devstat->hw_stats);
}
}
spin_unlock_irqrestore(&pf_devstat->lock, flags);
}
mod_timer(&pf_devstat->stats_timer,
jiffies + msecs_to_jiffies(STATS_TIMER_DELAY));
}
/**
* i40iw_hw_stats_start_timer - Start periodic stats timer
* @vsi: pointer to the vsi structure
*/
void i40iw_hw_stats_start_timer(struct i40iw_sc_vsi *vsi)
{
struct i40iw_vsi_pestat *devstat = vsi->pestat;
timer_setup(&devstat->stats_timer, i40iw_hw_stats_timeout, 0);
mod_timer(&devstat->stats_timer,
jiffies + msecs_to_jiffies(STATS_TIMER_DELAY));
}
/**
* i40iw_hw_stats_stop_timer - Delete periodic stats timer
* @vsi: pointer to the vsi structure
*/
void i40iw_hw_stats_stop_timer(struct i40iw_sc_vsi *vsi)
{
struct i40iw_vsi_pestat *devstat = vsi->pestat;
del_timer_sync(&devstat->stats_timer);
}
|